| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STAMP0TR bảng dữ liệu(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STAMP0TR bảng dữ liệu(HTML) 13 Page - STMicroelectronics |
|
13 / 62 page ![]() STAMP0 Architecture DocID028639 Rev 1 13/62 4 Architecture In the following sections the STAMP0 internal functional blocks depicted in Figure 2: "Block diagram" are described in detail. 4.1 PDM sampling interface The STAMP0 has four PDM data interface lines to permit up to: • 8 single-membrane digital microphones (with shared data lines) • 4 dual-membrane digital microphones (such as MP34DTW01) with the internal microphone recombination features enabled • A combination of single and dual-membrane microphones The device will accept 64 Fs serial data in, where Fs is the audio bandwidth used in the processing section (for example 2.8224 MHz in case of 44.1 kHz or 3.072 MHz in case of 48 kHz). The four PDM inputs can be sampled either at the rising or at the falling edge of the PDM sampling interface clock (PDM_SMP_CLK). As depicted in Figure 3: "PDM interface sampling control and usage example", for each single PDM line, the desired edge can be selected using the SMPMxy I²C register (Reg. 0x2E, bits 7:0). Obsolete Product(s) - Obsolete Product(s) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |