| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SN74LVC3G17YZP bảng dữ liệu(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN74LVC3G17YZP bảng dữ liệu(HTML) 9 Page - Texas Instruments |
|
9 / 27 page ![]() 1A 1Y 1 7 2A 2Y 3 5 3A 3Y 6 2 SN74LVC3G17 www.ti.com SCES470F – AUGUST 2003 – REVISED AUGUST 2015 8 Detailed Description 8.1 Overview This triple Schmitt-trigger buffer is designed for 1.65-V to 5.5-V VCC operation. The SN74LVC3G17 device contains three buffers and performs the Boolean function Y = A. The device functions as three independent buffers but, because of Schmitt action, it may have different input threshold levels for positive-going (VT+) and negative-going (VT–) signals. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. 8.2 Functional Block Diagram 8.3 Feature Description SN74LVC3G17 is available in NanoFree package. NanoFree is a major breakthrough in IC packaging concepts, it is a bare die package developed for applications that require the smallest possible package. The device supports 5-V VCC Operation. All Inputs accept voltages up to 5.5 V. ±24-mA Output Drive at 3.3 V. The maximum time propagation delay (tpd ) is 5.4 ns at 3.3 V. Low Power Consumption, 10-μA Max ICC. Typical output ground bounce (VOLP ) and Output VOH Undershoot (VOHV). This device is fully specified for partial-powerdown applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74LVC3G17 device has isolation during power off. Ioff supports live insertion, partial- power-down mode and back drive protection. The device is latch-up resistant with 100 mA exceeding the JESD 78 standard, class II, providing protection from destruction due to latch-up. This device is protected against electrostatic discharge. It is tested per JESD 22 using 2000-V human-body model (A114-B), 200-V machine model (A115-A), and 1000-V charged-device model (C101). 8.4 Device Functional Modes Table 1 lists the functional modes of the SN74LVC3G17. Table 1. Function Table INPUT OUTPUT A Y H H L L Copyright © 2003–2015, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: SN74LVC3G17 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |