CMRR (PV/V)

CMRR (PV/V)

Input Offset Voltage (PV)

Temperature (qC)

-50

-25

0

25

50

75

100

125

150

-20

0

20

40

60

INA301A1

INA301A2

INA301A3

Input Offset Voltage (PV)

Input Offset Voltage (PV)

7

INA301

www.ti.com

SBOS713A – SEPTEMBER 2015 – REVISED FEBRUARY 2016

Product Folder Links: INA301

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

6.6 Typical Characteristics

at TA = 25°C, VS = 5 V, VIN+ = 12 V, and alert pullup resistor = 10 kΩ (unless otherwise noted)

Figure 1. Input Offset Voltage Distribution (INA301A1)

Figure 2. Input Offset Voltage Distribution (INA301A2)

Figure 3. Input Offset Voltage Distribution (INA301A3)

Figure 4. Input Offset Voltage vs Temperature

Figure 5. Common-Mode Rejection Ratio Distribution

(INA301A1)

Figure 6. Common-Mode Rejection Ratio Distribution

(INA301A2)