CC2550-RTY1 datasheet(50/62 Pages) TI2

50 / 62 page

CC2550

SWRS039B

Page 50 of 58

0x35 (0xF5): MARCSTATE – Main Radio Control State Machine State

Bit

Field Name

Reset

R/W

Description

7:5

Reserved

4:0

MARC_STATE[4:0]

Main Radio Control FSM State

Value

State name

State (Figure 13, page 25)

0 (0x00)

SLEEP

1 (0x01)

IDLE

2 (0x02)

XOFF

3 (0x03)

VCOON_MC

MANCAL

4 (0x04)

REGON_MC

MANCAL

5 (0x05)

MANCAL

6 (0x06)

VCOON

FS_WAKEUP

7 (0x07)

REGON

FS_WAKEUP

8 (0x08)

STARTCAL

CALIBRATE

9 (0x09)

BWBOOST

SETTLING

10 (0x0A)

FS_LOCK

SETTLING

11 (0x0B)

IFADCON

SETTLING

12 (0x0C)

ENDCAL

CALIBRATE

13 (0x0D)

14 (0x0E)

15 (0x0F)

16 (0x10)

17 (0x11)

18 (0x12)

FSTXON

19 (0x13)

20 (0x14)

TX_END

21 (0x15)

22 (0x16)

TX_UNDERFLOW

Note: it is not possible to read back the SLEEP or XOFF state

numbers because setting CSn low will make the chip enter the

IDLE mode from the SLEEP or XOFF states.

0x38 (0xF8): PKTSTATUS – Current GDOx Status and Packet Status

Bit

Field Name

Reset

R/W

Description

7:2

Reserved

Defined in the transceiver version

Reserved

GDO0

Current GDO0 value. Note: the reading gives the non-inverted

value irrespective what IOCFG0.GDO0_INV is programmed to.

It is not recommended to check for PLL lock by reading

PKTSTATUS[0] with GDO0_CFG = 0x0A.

CC2550-RTY1 bảng dữ liệu(PDF) 50 Page - Texas Instruments

CC2550-RTY1 bảng dữ liệu(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL