CC2550-RTY1 datasheet(41/62 Pages) TI2

41 / 62 page

CC2550

SWRS039B

Page 41 of 58

28.1

Configuration Register Details

0x01: IOCFG1 – GDO1 Output Pin Configuration

Bit

Field Name

Reset

R/W

Description

GDO_DS

R/W

Set high (1) or low (0) output drive strength on the

GDO pins.

GDO1_INV

R/W

Invert output, i.e. select active low (1) / high (0)

5:0

GDO1_CFG[5:0]

46 (0x2E)

R/W

Default is 3-state (see Table 22 on page 34)

0x02: IOCFG0 – GDO0 Output Pin Configuration

Bit

Field Name

Reset

R/W

Description

TEMP_SENSOR_ENABLE

R/W

Enable analog temperature sensor. Write 0 in all

other register bits when using temperature sensor.

Note: PTEST must be written to 0xBF to make the

on-chip temperature sensor available in the IDLE

state.

GDO0_INV

R/W

Invert output, i.e. select active low (1) / high (0)

5:0

GDO0_CFG[5:0]

63 (0x3F)

R/W

Default is CLK_XOSC/192 (see Table 22on page 34)

0x03: FIFOTHR – TX FIFO Threshold

Bit

Field Name

Reset

R/W

Description

7:4

Reserved

0 (0000)

R/W

Write 0 (0000) for compatibility with possible future

extensions

3:0

FIFO_THR[3:0]

7 (0111)

R/W

Set the threshold for the TX FIFO. The threshold is

exceeded when the number of bytes in the FIFO is equal to

or higher than the threshold value.

Setting

Bytes in TX FIFO

0 (0000)

1 (0001)

2 (0010)

3 (0011)

4 (0100)

5 (0101)

6 (0110)

7 (0111)

8 (1000)

9 (1001)

10 (1010)

11 (1011)

12 (1100)

13 (1101)

14 (1110)

15 (1111)

CC2550-RTY1 bảng dữ liệu(PDF) 41 Page - Texas Instruments

CC2550-RTY1 bảng dữ liệu(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL