TMP116 datasheet(20/46 Pages) TI2

20 / 46 page

TMP116, TMP116N

SBOS740A – MAY 2017 – REVISED MAY 2019

www.ti.com

Product Folder Links: TMP116

Submit Documentation Feedback

Programming (continued)

7.5.3.1.2

Serial Bus Address

To communicate with the TMP116, the master must first address slave devices through an address byte. The

address byte consists of seven address bits and a read-write (R/W) bit indicating the intent of executing a read or

write operation.

The TMP116 features an address pin to allow up to four devices to be addressed on a single bus. Table 2

describes the pin connection used to properly address up to four devices. x represents the read-write (R/W) bit.

Table 2. Address Pin and Slave Addresses

DEVICE ADDRESS

ADD0 PIN CONNECTION

1001000x

Ground

1001001x

V+

1001010x

SDA

1001011x

SCL

7.5.3.1.3

Writing and Reading Operation

Accessing a particular register on the TMP116 is accomplished by writing the register address to the pointer

bit low. Every write operation to the TMP116 requires a value for the pointer register.

When reading from the TMP116, the last value stored in the pointer register by a write operation is used to

determine which register is read by a read operation. To change the register pointer for a read operation, a new

value must be written to the pointer register. This action is accomplished by issuing an address byte with the

R/W bit low, followed by the pointer register byte. No additional data are required. The master can then generate

a START condition and send the slave address byte with the R/W bit high to initiate the read command; see

Figure 28 for details of this sequence. If repeated reads from the same register are desired, continuously sending

the pointer register bytes is not necessary because the TMP116 retains the pointer register value until the value

is changed by the next write operation.

7.5.3.1.4

Slave Mode Operations

The TMP116 can operate as a slave receiver or slave transmitter. As a slave device, the TMP116 never drives

the SCL line.

7.5.3.1.4.1

Slave Receiver Mode

The first byte transmitted by the master is the slave address with the R/W bit low. The TMP116 then

acknowledges reception of a valid address. The next byte transmitted by the master is the pointer register. The

TMP116 then acknowledges reception of the pointer register byte. The next byte or bytes are written to the

can terminate data transfer by generating a START or STOP condition.

7.5.3.1.4.2

Slave Transmitter Mode

The first byte transmitted by the master is the slave address with the R/W bit high. The slave acknowledges

reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of

the register indicated by the pointer register. The master acknowledges reception of the data byte. The next byte

transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The

master can terminate data transfer by generating a not-acknowledge on reception of any data byte or by

generating a START or STOP condition.

TMP116 bảng dữ liệu(PDF) 20 Page - Texas Instruments

TMP116 bảng dữ liệu(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL