PCM1796DBR.B datasheet(29/63 Pages) TI2

29 / 63 page

PCM1796

SLES100A − DECEMBER 2003 − REVISED NOVEMBER 2006

www.ti.com

OPE: DAC Operation Control

This bit is available for read and write.

Default value: 0

OPE = 0

DAC operation enabled (default)

OPE = 1

DAC operation disabled

The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces

them to the bipolar zero level (BPZ) even if audio data is present on the input.

DFMS: Stereo DF Bypass Mode Select

This bit is available for read and write.

Default value: 0

DFMS = 0

Monaural (default)

DFMS = 1

Stereo input enabled

The DFMS bit is used to enable stereo operation in DF bypass mode. In the DF bypass mode, when DFMS is set

to 0, the pin for the input data is DATA (pin 5) only, therefore the PCM1796 operates as a monaural DAC. When DFMS

is set to 1, the PCM1796 can operate as a stereo DAC with inputs of L-channel and R-channel data on ZEROL (pin 1)

and ZEROR (pin 2), respectively.

FLT: Digital Filter Rolloff Control

This bit is available for read and write.

Default value: 0

FLT = 0

Sharp rolloff (default)

FLT = 1

Slow rolloff

The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown

in the TYPICAL PERFORMANCE CURVES section of this data sheet.

INZD: Infinite Zero Detect Mute Control

This bit is available for read and write.

Default value: 0

INZD = 0

Infinite zero detect mute disabled (default)

INZD = 1

Infinite zero detect mute enabled

The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs

to hold a bipolar zero level when the PCM1796 detects a zero condition in both channels. The infinite zero detect

mute function is not available in the DSD mode.

B15

B14

B13

B12

B11

B10

R/W

RSV

SRST

DSD

DFTH

MONO

CHSL

OS1

OS0

R/W: Read/Write Mode Select

When R/W = 0, a write operation is performed.

When R/W = 1, a read operation is performed.

Default value: 0

PCM1796DBR.B bảng dữ liệu(PDF) 29 Page - Texas Instruments

PCM1796DBR.B bảng dữ liệu(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL