| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCM1796DBR.B bảng dữ liệu(PDF) 22 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1796DBR.B bảng dữ liệu(HTML) 22 Page - Texas Instruments |
|
22 / 63 page ![]() PCM1796 SLES100A − DECEMBER 2003 − REVISED NOVEMBER 2006 www.ti.com 22 Write Register A master can write to any PCM1796 registers using single or multiple accesses. The master sends a PCM1796 slave address with a write bit, a register address, and the data. If multiple access is required, the address is that of the starting register, followed by the data to be transferred. When the data are received properly, the index register is incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x00. When undefined registers are accessed, the PCM1796 does not send an acknowledgement. Figure 32 is a diagram of the write operation. Transmitter M MM S M M Data Type St Slave Address W ACK Reg Address Write Data 1 S ACK S ACK M Sp M Write Data 2 S ACK S ACK M: Master Device S: Slave Device St: Start Condition Sp: Stop Condition ACK: Acknowledge W: Write Figure 32. Write Operation Read Register A master can read the PCM1796 register. The value of the register address is stored in an indirect index register in advance. The master sends a PCM1796 slave address with a read bit after storing the register address. Then the PCM1796 transfers the data which the index register points to. When the data are transferred during a multiple access, the index register is incremented by 1 automatically. (When first going into read mode immediately following a write, the index register is not incremented. The master can read the register that was previously written.) When the index register reaches 0x7F, the next value is 0x00. The PCM1796 outputs some data when the index register is 0x10 to 0x1F, even if it is not defined in Table 4. Figure 33 is a diagram of the read operation. Data Type Data Transmitter M MM S M M St Slave Address W ACK Reg Address Slave Address S ACK S ACK M Sp S M ACK M NACK M Sr M R M: Master Device S: Slave Device St: Start Condition Sr: Repeated Start Condition Sp: Stop Condition ACK: Acknowledge NACK: Not Acknowledge W: Write R: Read Figure 33. Read Operation |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |