| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M58LR128GT bảng dữ liệu(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M58LR128GT bảng dữ liệu(HTML) 34 Page - STMicroelectronics |
|
34 / 84 page ![]() M58LR128GT, M58LR128GB 34/84 Synchronous Burst Read Suspend. A Syn- chronous Burst Read operation can be suspend- ed, freeing the data bus for other higher priority devices. It can be suspended during the initial ac- cess latency time (before data is output) in which case the initial latency time can be reduced to ze- ro, or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previous- ly latched internal data is retained. A burst se- quence can be suspended and resumed as often as required as long as the operating conditions of the device are met. A Synchronous Burst Read operation is suspend- ed when Chip Enable, E, is Low and the current address has been latched (on a Latch Enable ris- ing edge or on a valid clock edge). The Clock sig- nal is then halted at VIH or at VIL, and Output Enable, G, goes High. When Output Enable, G, becomes Low again and the Clock signal restarts, the Synchronous Burst Read operation is resumed exactly where it stopped. WAIT will revert to high-impedance when Output Enable, G, or Chip Enable, E, goes High. See Table 24., Synchronous Read AC Character- istics, and Figure 14., Synchronous Burst Read Suspend AC Waveforms, for details. Single Synchronous Read Mode Single Synchronous Read operations are similar to Synchronous Burst Read operations except that the memory outputs the same data to the end of the operation. Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is as- serted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only de- asserted when output data are valid. See Table 24., Synchronous Read AC Character- istics, and Figure 12., Synchronous Burst Read AC Waveforms, for details. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |