LM1276 datasheet(39/50 Pages) NSC

39 / 50 page

Pre-Amplifier Interface Registers (Continued)

Bit 0

When this bit is a 1, the video outputs are blanked (set to black level). When it is a 0, video is not

blanked.

Bit 1

When this bit is a 1, the analog sections of the preamplifier are shut down for low power

consumption. When it is a 0, the analog sections are enabled.

Bits 3–2

Reserved.

Bit 4

When this bit is set high, the calibration sequence for the PLL Auto Mode is initiated, the PLL Auto

mode is activated, and will unset itself upon completion.

Bit 5

This bit will enable the Burn In Screen.

Bits 7–6

These bits determine the contrast level of the Burn In Screen.

Auxiliary Control 1:

AUXCTRL1 (0x843A)

Horizontal Blank Position

H. Blank

Reserved

H Blnk

HBPOS[4:0]

HBPOS_EN

RSV

HBD

Bit 0

When this bit is a 0, the horizontal blanking input at pin 28 is gated to the video outputs to provide

horizontal blanking. When it is a 1, the horizontal blanking at the outputs is disabled.

Bit 1

Reserved.

Bit 2

When this bit is a 1, the position of the Horizontal Blanking pulse can be programmably varied

relative to the horizontal flyback in number of pixels. When this bit is a 0, which is by default, the

horizontal blanking pulse position will not be programmable.

Bits 7–3

These 5 bits determine the position of the Horizontal Blanking Pulse with respect to the horizontal

flyback in number of pixels.

Auxiliary Control 2:

AUXCTRL2 (0x843E)

Res’d

Clamp

Switch

OSD

VBlank

Res’d

RSV

CLMP

OOR

VBL

RSV

Bits 1–0

Reserved and should be set to zero.

Bit 2

This is the Vertical Blanking register. When this bit is a 1, vertical blanking is gated to the video

outputs. When set to a 0, the video outputs do not have vertical blanking.

Bit 3

This is the OSD override bit. This should be set to 0 for normal operation. When set to a 1, the

video outputs are disconnected and OSD only is displayed. This is useful for the OSD display of

special conditions such as “No Signal” and “Input Signal Out of Range”, to avoid seeing

unsynchronized video.

Bit 4

Setting this bit will internally tie the clamp pin to the horizontal sync pin, and the clamp pin will not

require an external input signal.

Bit 5

This is the Clamp Polarity bit. When set to a 0, the LM1276 expects a positive going clamp pulse.

When set to a 1, the expected pulse is negative going.

Bits 7–6

Reserved and should be set to zero.

OSD Tone Transparency:

OSD TRANSP TONE (0x85C0)

Res’d

OSD TONE

RSV

OSDTONE[6:0]

Bits 6–0

These bits determine the transparency level of the OSD background.

Bit 7

Reserved and should be set to zero.

LM1276 bảng dữ liệu(PDF) 39 Page - National Semiconductor (TI)

LM1276 bảng dữ liệu(HTML) 39 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL