WM8994ECSSLASHR datasheet(14/363 Pages) CIRRUS

14 / 363 page

WM8994

Rev 4.6

ELECTRICAL CHARACTERISTICS

INPUT SIGNAL LEVEL

Test Conditions

AVDD1 = 3.0V.

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of

recommended operating conditions.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Full-Scale PGA Input

Signal Level

See notes 1, 2, 3 and 4

Single-ended PGA input

IN1L,

IN2L,

IN1R or

IN2R

VMID

IN1LN,

IN2LN,

IN1RN or

IN2RN

1.0

Vrms

dBV

Differential PGA input

IN1L,

IN2L,

IN1R or

IN2R

IN1LN,

IN2LN,

IN1RN or

IN2RN

IN1LP,

IN2LP,

IN1RP or

IN2RP

1.0

Vrms

dBV

Full-Scale Line Input

Signal Level

See notes 1, 2, 3 and 4

Single-ended Line input to

MIXINL/R, SPKMIXL/R or

MIXOUTL/R mixers

Mixer

IN1LP,

IN2LN,

IN2LP,

IN1RP,

IN2RN or

IN2RP

1.0

Vrms

dBV

Differential mono line

input on VRXP/VRXN to

RXVOICE or Direct Voice

paths to speaker outputs

or earpiece output

RXVOICE or

Direct Voice paths

VXRN

VXRP

1.0

Vrms

dBV

Notes:

The full-scale input signal level changes in proportion with AVDD1. It is calculated as AVDD1/3.0.

When mixing line inputs, input PGA outputs and DAC outputs the total signal must not exceed 1.0Vrms (0dBV).

A 1.0Vrms differential signal equates to 0.5Vrms/-6dBV per input.

A sinusoidal input signal is assumed.

WM8994ECS/R bảng dữ liệu(PDF) 14 Page - Cirrus Logic

WM8994ECS/R bảng dữ liệu(HTML) 14 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL