EP3C55 datasheet(37/348 Pages) ALTERA

37 / 348 page

Chapter 3: Memory Blocks in the Cyclone III Device Family

3–3

Overview

December 2011

Altera Corporation

Cyclone III Device Handbook

Volume 1

Control Signals

The clock-enable control signal controls the clock entering the input and output

registers and the entire M9K memory block. This signal disables the clock so that the

M9K memory block does not see any clock edges and does not perform any

operations.

The rden and wren control signals control the read and write operations for each port

of M9K memory blocks. You can disable the rden or wren signals independently to

save power whenever the operation is not required.

Figure 3–1 shows how the register clock, clear, and control signals are implemented in

the Cyclone III device family M9K memory block.

Parity Bit Support

Parity checking for error detection is possible with the parity bit along with internal

logic resources. The Cyclone III device family M9K memory blocks support a parity

bit for each storage byte. You can use this bit as either a parity bit or as an additional

data bit. No parity function is actually performed on this bit.

Figure 3–1. M9K Control Signal Selection

clock_b

clocken_a

clock_a

clocken_b

aclr_b

aclr_a

Dedicated

Row LAB

Clocks

rden_b

rden_a

Local

Interconnect

byteena_b

byteena_a

addressstall_b

addressstall_a

wren_a

wren_b

EP3C55 bảng dữ liệu(PDF) 37 Page - Altera Corporation

EP3C55 bảng dữ liệu(HTML) 37 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL