| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
BMA456 bảng dữ liệu(PDF) 79 Page - Bosch Sensortec GmbH |
|
|
|||||||||||||||||||||||||||||
BMA456 bảng dữ liệu(HTML) 79 Page - Bosch Sensortec GmbH |
|
79 / 103 page ![]() Bosch Sensortec | BMA456 Data Sheet 79 | 103 Modifications reserved | Data subject to change without notice Document number: BST-BMA456-DS000-08 Revision_3.5_032025 Primary Interface I2C/SPI Protocol Selection The protocol is automatically selected based on the chip select CSB pin behavior after power-up. At reset / power-up, BMA456 is in I2C mode. If CSB is connected to VDDIO during power-up and not changed, the sensor interface works in I2C mode. For using I2C, it is recommended to hard-wire the CSB line to VDDIO. Since power-on-reset is only executed when, both VDD and VDDIO are established, there is no risk of incorrect protocol detection due to power-up sequence. If CSB sees a rising edge after power-up, the BMA456 interface switches to SPI until a reset or the next power-up occurs. Therefore, a CSB rising edge is needed before starting the SPI communication. Hence, it is recommended to perform a SPI single read of register CHIP_ID (the obtained value will be invalid) before the actual communication start, in order to use the SPI interface. If toggling of the CSB bit is not possible without data communication, there is in addition the spi_en bit in Register NV_CONF, which can be used to permanently set the primary interface to SPI without the need to toggle the CSB pin at every power-up or reset. SPI interface and protocol The timing specification for SPI of the BMA456 is given in the following table: SPI timing, valid at VDDIO ≥ 1.71V Parameter Symbol Condition Min Max Units Clock Frequency fSPI Max. Load on SDI or SDO = 30pF, VDDIO ≥ 1.62 V 10 MHz VDDIO < 1.62V 7 MHz SCK Low Pulse tSCKL VDDIO>=1.62V 45 ns SCK High Pulse tSCKH VDDIO>=1.62V 45 ns SCK Low Pulse tSCKL VDDIO<1.62V 66 ns SCK High Pulse tSCKH VDDIO<1.62V 66 ns SDI Setup Time tSDI_setup 20 ns SDI Hold Time tSDI_hold 20 ns SDO Output Delay tSDO_OD Load = 30pF, VDDIO ≥ 1.62V 30 ns CSB Setup Time tCSB_setup 40 ns CSB Hold Time tCSB_hold 40 ns Idle time between write accesses, suspend mode, low-power mode 1 tIDLE_wacc_sum 450 µs Idle time after write and read access, active state tIDLE_wr_act 2 µs |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |