MCP3919B datasheet(39/81 Pages) MICROCHIP

39 / 81 page

 2025 Microchip Technology Inc. and its subsidiaries

DS20006995A-page 39

MCP3919B

5.13.2

DIGITAL GAIN ERROR

CALIBRATION

These registers are signed 24-bit, MSB first registers

coded with a range of -1x to +(1 – 2-23)x (from

0x800000 to 0x7FFFFF). The gain calibration adds 1x

to this register and multiplies it to the output code of the

channel, bit by bit, after offset calibration. The range of

the gain calibration is thus from 0x to 1.9999999x (from

0x800000 to 0x7FFFFF). The LSB corresponds to

a2-23 increment in the multiplier.

Enabling EN_GAINCAL creates a pipeline delay of

24 DMCLK periods on all channels. All data ready

pulses are delayed by 24 DMCLK periods, starting from

the data ready following the command enabling the

EN_GAINCAL bit. The gain calibration is effective on

the next data ready following the command enabling

the EN_GAINCAL bit.

The digital gain calibration does not function when the

corresponding channel is in Reset or Shutdown mode.

The gain multiplier value for an LSB in these 24-bit

registers is:

EQUATION 5-9:

This register is ignored if EN_GAINCAL = 0 (offset cal-

ibration disabled), but its value is not cleared by the

EN_GAINCAL bit.

The output data on each channel are kept to either

7FFF or 8000 (16-bit mode) or 7FFFFF or 800000

(24-bit mode) if the output results are out of bounds

after all calibrations are performed.

EQUATION 5-10:

DIGITAL OFFSET AND GAIN ERROR CALIBRATION REGISTERS CALCULATIONS

GAIN (1 LSB) = 1/8388608

DATA_CHn post cal

–



DATA_CHn pre cal

–

 OFFCAL_CHn



GAINCAL_CHn





MCP3919B bảng dữ liệu(PDF) 39 Page - Microchip Technology

MCP3919B bảng dữ liệu(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL