KSZ9567R_V01 datasheet(81/233 Pages) MICROCHIP

81 / 233 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002329E-page 81

KSZ9567R

Note 5-2

The default value of this field is determined by the associated configuration strap values. Refer to

Section 3.2.1, "Configuration Straps," on page 16 for additional information.

5.1.4

GLOBAL SWITCH CONTROL REGISTERS (0x0300 - 0x03FF)

5.1.4.1

Switch Operation Register

Note 5-3

The default value of this field is determined by the LED5_1 configuration strap value. Refer to Section

3.2.1, "Configuration Straps," on page 16 for additional information.

5.1.4.2

Switch MAC Address 0 Register

5.1.4.3

Switch MAC Address 1 Register

Address:

0x0300

Size:

8 bits

Bits

Description

Type

Default

Double Tag Enable

1 = Double tagging is enabled

0 = Double tagging is disabled

R/W

6:2

RESERVED

0x00

Soft Hardware Reset

When set to 1, all register settings, except configuration strap options, are

reset to default values.

R/W

Start Switch

1 = Switch function is enabled

0 = Switch function is disabled; no traffic will be passed until this bit is set

R/W

Note 5-3

Address:

0x0302

Size:

8 bits

Bits

Description

Type

Default

7:0

MAC Address [47:40]

This register, along with the Switch MAC Address 1-5 Registers, define the

switch’s MAC address to be used as the source address in MAC pause

control frames, and for self-address filtering.

R/W

0x00

Address:

0x0303

Size:

8 bits

Bits

Description

Type

Default

7:0

MAC Address [39:32]

R/W

0x10

KSZ9567R bảng dữ liệu(PDF) 81 Page - Microchip Technology

KSZ9567R bảng dữ liệu(HTML) 81 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL