TMP86FS49AIUG datasheet(121/296 Pages) TOSHIBA

121 / 296 page

Page 105

TMP86FS49AIUG

10.3 Function

The TimerCounter 3 and 4 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8-

bit pulse width modulation (PWM) output modes. The TimerCounter 3 and 4 (TC3, 4) are cascadable to form a 16-

bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter,

16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

10.3.1 8-Bit Timer Mode (TC3 and 4)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter

and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is

cleared. After being cleared, the up-counter restarts counting.

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the timer mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the

shift register configuration in the timer mode, the new value programmed in TTREGj is in effect immediately

after the programming. Therefore, if TTREGi is changed while the timer is running, an expected operation

may not be obtained.

Note 3: j = 3, 4

Table 10-4 Source Clock for TimerCounter 3, 4 (Internal Clock)

Source Clock

Resolution

Repeated Cycle

NORMAL1/2, IDLE1/2 mode

SLOW1/2,

SLEEP1/2

mode

fc = 16 MHz

fs = 32.768 kHz

fc = 16 MHz

fs = 32.768 kHz

DV7CK = 0

DV7CK = 1

fc/211 [Hz]

fs/23 [Hz]

128

µs244.14 µs

32.6 ms

62.3 ms

fc/27

–8

µs

–

2.0 ms

–

fc/25

–2

µs

–

510

µs–

fc/23

–

500 ns

–

127.5

µs–

Example :Setting the timer mode with source clock fc/27 Hz and generating an interrupt 80

µs later

(TimerCounter4, fc = 16.0 MHz)

(TTREG4), 0AH

: Sets the timer register (80

µs

÷27/fc = 0AH).

SET

(EIRH). 2

: Enables INTTC4 interrupt.

(TC4CR), 00010000B

: Sets the operating cock to fc/27, and 8-bit timer mode.

(TC4CR), 00011000B

: Starts TC4.

TMP86FS49AIUG bảng dữ liệu(PDF) 121 Page - Toshiba Semiconductor

TMP86FS49AIUG bảng dữ liệu(HTML) 121 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL