| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMP86FS49AUG bảng dữ liệu(PDF) 38 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS49AUG bảng dữ liệu(HTML) 38 Page - Toshiba Semiconductor |
|
38 / 294 page ![]() Page 22 2. Operational Description 2.2 System Clock Controller TMP86FS49AUG 2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes. 1. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate. 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered. 3. The program counter holds the address 2 ahead of the instruction which starts these modes. Figure 2-10 IDLE1/2 and SLEEP1/2 Modes Reset Reset input “0” “1” (Interrupt release mode) Yes No No CPU and WDT are halted Interrupt request IMF Interrupt processing Normal release mode Yes Starting IDLE1/2 and SLEEP1/2 modes by instruction Execution of the instruc- tion which follows the IDLE1/2 and SLEEP1/2 modes start instruction |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |