TMP86CS64AFG datasheet(78/202 Pages) TOSHIBA

78 / 202 page

Page 68

5. I/O Ports

TMP86CS64AFG

5.10 Port P9 (P97 to P90)

Port P9 is an 8-bit input/output port, which can be configured individually as an input or an output under software

control. Input/output mode is specified by the corresponding bit in the port P9 input/output control register (P9CR).

During reset, the P9CR is initialized to “0”, which configures port P9 as an input. The P9 output latches are also ini-

tialized to “0”.

Note 1: i = 7 to 0

Note 2: STOP: bit 7 in SYSCR1, OUTEN: bit 4 in SYSCR1

Figure 5-11 Port P9

Note: When used as an input mode, read-modify-write instructions such as bit manipulate instructions cannot be used. Read-

modify-write instruction writes the all data of 8-bit after read and modified. Because a bit setting input mode reads data of

terminal, the output latch is changed by these instructions.

P9DR

(0FB1H)

543

P97

P96

P95

P94

P93

P92

P91

P90

(Initial value: 0000 0000)

P9CR

(0FB3H)

543

P9CR7

P9CR6

P9CR5

P9CR4

P9CR3

P9CR2

P9CR1

P9CR0

(Initial value: 0000 0000)

P9CR

I/O control for port P9

(specified for each bit)

0: Input mode

1: Output mode

R/W

Output latch

STOP

OUTEN

Data input

Data output

P9CRi

P9i

TMP86CS64AFG bảng dữ liệu(PDF) 78 Page - Toshiba Semiconductor

TMP86CS64AFG bảng dữ liệu(HTML) 78 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL