TMP86CS64AFG datasheet(35/202 Pages) TOSHIBA

35 / 202 page

Page 25

TMP86CS64AFG

The STOP mode is exited in the edge-sensitive exit mode by the following sequence.

1. Oscillations start. In the dual-clock mode, both high-frequency and low-frequency oscilla-

tors start to return to the NORMAL2 mode, and only the low-frequency oscillator starts to

return to the SLOW mode. In the single-clock mode, only the high-frequency oscillator

starts.

2. The warm-up period time is inserted to allow sufficient time for the oscillator to stabilize.

During warm-up, internal operations remain halted. 4 types of warming-up period time can

be selected in SYSCR1<WUT> depending on the characteristics of the oscillator.

3. After the warm-up period time, program execution resumes with the instruction immedi-

ately following the instruction that activated the STOP mode.

Note 1: When the STOP mode is exited, the prescalar and divider of the timing generator are cleared to

Note 2: The STOP mode is exited by setting the RESET pin to low, that immediately performs the normal

reset operation.

Note 3: To exit the STOP mode with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before exiting the STOP mode.

The RESET pin must also be high, rising together with the power supply voltage. In this case, if

an external time constant circuit is connected, the RESET pin input voltage increases at a slower

pace than the power supply voltage. At this time, there is a danger that a reset may occur if the

input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hys-

teresis input).

Note 1: Since the warm-up period time is obtained by dividing the basic clock by the divider, any fre-

quency fluctuations will lead to small warm-up period time error. The warm-up period time

should be considered as an approximate value.

Table 2-5 Warm-up Time (fc = 16.0 MHz, fs = 32.768 kHz)

WUT

Warm-up time [ms]

Return to the NORMAL mode

Return to the SLOW mode

DV1CK=0

DV1CK=1

12.288

4.096

3.072

1.024

24.576

8.192

6.144

2.048

750

250

5.85

1.95

TMP86CS64AFG bảng dữ liệu(PDF) 35 Page - Toshiba Semiconductor

TMP86CS64AFG bảng dữ liệu(HTML) 35 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL