TMP88CS42FG datasheet(97/216 Pages) TOSHIBA

97 / 216 page

Page 87

TMP88CS42FG

Figure 9-4 External Trigger Mode Timing Chart

9.3.3 Event counter mode

In this mode, the timer/counter counts up at the active edge on CTC pin input (rising or falling edge selected

with the CTC1CR1<CTC1SE> which is provided for selecting external trigger edge). When the counter value

and the set value of the CTC1DRA Register match, an INTCTC1 interrupt is generated and the counter is

cleared. After the counter is cleared, it restarts and continues counting up at each edge on CTC pin input. The

maximum applied frequency is shown in the table below. Because coincidence detection is made at an edge

opposite the selected edge, the external clock signal on CTC pin must always be entered.

Figure 9-5 Event Counter Mode Timing Chart

n - 1

CTC pin input

Internal clock

Counter

(II) When rising start edge is selected, with counting enabled on both edges

( CTC1SE = 0, CTC1E = 1 )

Timer

Count start

Count stop

Count start

INTCTC1

interrupt

Successive

Trigger

5 0

CTC pin input

Internal clock

Counter

Timer

Count start

Count clear

Count start

INTCTC1

interrupt

One Shot

Trigger

Note) m < n

n - 1

Timer Register

CTC pin input

When rising start edge is selected

Counter

Command start

INTCTC1

interrupt

TMP88CS42FG bảng dữ liệu(PDF) 97 Page - Toshiba Semiconductor

TMP88CS42FG bảng dữ liệu(HTML) 97 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL