WM8580 datasheet(24/97 Pages) WOLFSON

24 / 97 page

WM8580

Production Data

PD Rev 4.3 August 2007

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

PAIF 1

09h

4:3

PAIFRX_BCLKSEL

[1:0]

R10

PAIF 2

0Ah

4:3

PAIFTX_BCLKSEL

[1:0]

R11

SAIF 1

0Bh

4:3

SAIF_BCLKSEL

[1:0]

Master Mode BCLK Rate:

00 = 64 BCLKs per LRCLK

01 = 32 BCLKs per LRCLK

10 = 16 BCLKs per LRCLK

11 = BCLK = System Clock.

Table 15 Master Mode BCLK Control

AUDIO DATA FORMATS

Five popular interface formats are supported:

•

Left Justified mode

•

Right Justified mode

•

I2S mode

•

DSP Mode A

•

DSP Mode B

All five formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the

exception of 32 bit right justified mode, which is not supported.

Audio Data for each stereo channel is time multiplexed with the interface’s Left-Right-Clock (LRCLK),

indicating whether the left or right channel is present. The LRCLK is also used as a timing reference

to indicate the beginning or end of the data words.

In Left Justified, Right Justified and I2S modes, the minimum number of BCLKs per LRCLK period is

2 times the selected word length. LRCLK must be high for a minimum of BCLK periods equivalent to

the audio word length, and low for minimum of the same number of BCLK periods. Any mark to

space ratio on LRCLK is acceptable provided these requirements are met.

WM8580 bảng dữ liệu(PDF) 24 Page - Wolfson Microelectronics plc

WM8580 bảng dữ liệu(HTML) 24 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL