DSP56303 datasheet(90/292 Pages) FREESCALE

90 / 292 page

DSP56303 User’s Manual, Rev. 2

4-32

Freescale Semiconductor

Core Configuration

15–11

DRS

DMA Request Source

Encodes the source of DMA requests that trigger the DMA transfers. The DMA request

sources may be external devices requesting service through the IRQA, IRQB, IRQC and

IRQD pins, triggering by transfers done from a DMA channel, or transfers from the internal

peripherals. All the request sources behave as edge-triggered synchronous inputs.

DRS[4–0]

Requesting Device

00000

External (IRQA pin)

00001

External (IRQB pin)

00010

External (IRQC pin)

00011

External (IRQD pin)

00100

Transfer done from channel 0

00101

Transfer done from channel 1

00110

Transfer done from channel 2

00111

Transfer done from channel 3

01000

Transfer done from channel 4

01001

Transfer done from channel 5

01010

ESSI0 receive data (RDF0 = 1)

01011

ESSI0 transmit data (TDE0 = 1)

01100

ESSI1 receive data (RDF1 = 1)

01101

ESSI1 transmit data (TDE1 = 1)

01110

SCI receive data (RDRF = 1)

01111

SCI transmit data (TDRE = 1)

10000

Timer0 (TCF0 = 1)

10001

Timer1 (TCF1 = 1)

10010

Timer2 (TCF2 = 1)

10011

Host receive data full (HRDF = 1)

10100

Host transmit data empty (HTDE = 1)

10101–11111

Reserved

Peripheral requests 18–21 (DRS[4–0] = 111xx) can serve as fast request sources. Unlike a

regular peripheral request in which the peripheral can not generate a second request until

the first one is served, a fast peripheral has a full duplex handshake to the DMA, enabling a

maximum throughput of a trigger every two clock cycles. This mode is functional only in the

Word Transfer mode (that is, DTM = 001 or 101). In the Fast Request mode, the DMA sets

an enable line to the peripheral. If required, the peripheral can send the DMA a one cycle

triggering pulse. This pulse resets the enable line. If the DMA decides by the priority

algorithm that this trigger will be served in the next cycle, the enable line is set again, even

before the corresponding register in the peripheral is accessed.

D3D

Three-Dimensional Mode

Indicates whether a DMA channel is currently using three-dimensional (D3D = 1) or

non-three-dimensional (D3D = 0) addressing modes. The addressing modes are specified

by the DAM bits.

Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)

Bit

Number

Bit Name

Reset

Value

Description

DSP56303 bảng dữ liệu(PDF) 90 Page - Freescale Semiconductor, Inc

DSP56303 bảng dữ liệu(HTML) 90 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL