EM78P808 datasheet(21/63 Pages) EMC

21 / 63 page

EM78808

8-bit Micro-controller

______________________________________________________________________________________________________________________________________________________

* This specification is subject to change without notice.

8/1/2004 (V3.1)

Bit 6 (PLLEN) : PLL enable control bit

It is CPU mode control register. If PLL is enabled, CPU will operate at normal mode (high frequency,

main clock); otherwise, it will run at green mode (low frequency, 32768 Hz).

0/1

disable/enable

Sub-clock

32.768kHz

PLL

switch

ENPLL

CLK1 ~ CLK0

System clock

3.5826M Hz to analog circuit

=>895.658kHz

=>1.7913M Hz

=>3.5826M Hz

=>10.7479M Hz

Fig.10 The relation between 32.768kHz and PLL

Bit 7: Unused register. Always keep this bit to 0 or some un-expect error will happen!

The status after wake-up and the wake-up sources list as the table below.

Wakeup signal

SLEEP mode

GREEN mode

NORMAL mode

RA(7,6)=(0,0)

+ SLEP

RA(7,6)=(x,0)

no SLEP

RA(7,6)=(x,1)

no SLEP

TCC time out

IOCF bit 0=1

And "ENI"

No function

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

COUNTER1 time out

IOCF bit 1=1

And "ENI"

No function

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

COUNTER2 time out

IOCF bit 2=1

And "ENI"

No function

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

WDT time out

RESET and

Jump to address

RESET and Jump

to address 0

RESET and

Jump to address

PORT7

IOCF bit3 or bit4 or

bit5 = 1

And "ENI"

RESET and

Jump to address

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

DED interrupt

IOCE page2 bit 6 = 1

And RE page1 bit6

logic level variation

(switch by EDGE bit)

And “ENI”

No function

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

Stack overflow

IOC5 page2 bit7=1

&bit 6: 0

And “ENI”

No function

Interrupt

(jump to address 8

at page0)

Interrupt

(jump to address

8 at page0)

<Note> Stack overflow interrupt function is exist in ROM less and OTP chip only.

<Note> PORT70 ~ PORT73 's wakeup function is controlled by IOCF bit3 and ENI instruction. They are

falling edge trigger.

EM78P808 bảng dữ liệu(PDF) 21 Page - ELAN Microelectronics Corp

EM78P808 bảng dữ liệu(HTML) 21 Page - ELAN Microelectronics Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL