công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ELANSC310 bảng dữ liệu(PDF) 116 Page - Advanced Micro Devices

tên linh kiện ELANSC310
Giải thích chi tiết về linh kiện  Single-Chip, 32-Bit, PC/AT Microcontroller
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AMD [Advanced Micro Devices]
Trang chủ  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC310 bảng dữ liệu(HTML) 116 Page - Advanced Micro Devices

Back Button ELANSC310 Datasheet HTML 111Page - Advanced Micro Devices ELANSC310 Datasheet HTML 112Page - Advanced Micro Devices ELANSC310 Datasheet HTML 113Page - Advanced Micro Devices ELANSC310 Datasheet HTML 114Page - Advanced Micro Devices ELANSC310 Datasheet HTML 115Page - Advanced Micro Devices ELANSC310 Datasheet HTML 116Page - Advanced Micro Devices ELANSC310 Datasheet HTML 117Page - Advanced Micro Devices ELANSC310 Datasheet HTML 118Page - Advanced Micro Devices ELANSC310 Datasheet HTML 119Page - Advanced Micro Devices  
Zoom Inzoom in Zoom Outzoom out
 116 / 119 page
background image
116
Élan™SC310 Microcontroller Data Sheet
PREL IMINARY
Notes:
The appropriate timings above are valid for the Bidirectional Parallel Port mode also. Timings t13 and t14 are also valid for the
Unidirectional Parallel Port mode. (PPDCS is PPWDE in Unidirectional mode.)
Table 60.
EPP Data Register Write Cycle (See Figure 49)
Symbol
Parameter Description
Max
Min
Units
t0
AFDT delay from IOW active
8.4
4.9
ns
t1
AFDT delay from PPDCS active
1.8
1.1
ns
t2
AFDT delay from PPOEN active
1.0
0.8
ns
t3
AFDT active pulse width (no wait states added)
450
448
ns
t4
AFDT High to Low recovery
1000
ns
t5
AFDT Low to STRB Low
–0.2
ns
t6
STRB delay from PPDCS active
1.6
0.9
ns
t7
STRB delay from PPOEN active
0.8
0.6
ns
t8
AFDT High to STRB High delay
–2.4
–1.4
ns
t9
STRB Low to data valid delay
3.7
ns
t10
STRB High to data valid hold
4.0
ns
t11
PPOEN delay from IOW active
7.4
ns
t12
PPOEN delay from IOW inactive
1.1
ns
t13
PPDCS delay from IOW active
6.6
ns
t14
PPDCS delay from IOW inactive
4.3
ns
t15
AFDT hold from BUSY High
139
129
ns
t16
BUSY Low delay from AFDT active
307
ns
t3
t1
t2
t0
t15
t4
t5
t7
t8
t9
t10
t16
t11
t12
t13
t14
Valid Data
AFDT
STRB
D7–D0
BUSY
PPOEN
PPDCS
IOW
IOR
t6
Figure 49.
EPP Data Register Write Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com