MPC8280 datasheet(1310/1386 Pages) FREESCALE

1310 / 1386 page

2C Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

40-8

Freescale Semiconductor

the corresponding interrupt. Unmasked I2CER bits must be cleared before the CP clears internal interrupt

requests. Figure 40-9 shows both registers.

Table 40-4 describes the I2CER/I2CMR fields.

40.4.5

I2C Command Register (I2COM)

The I2C command register, shown in Figure 40-10, is used to start I2C transfers and to select master or

slave mode.

234567

Field

—

TXE

—

BSY

TXB

RXB

Reset

0000_0000

R/W

Addr

0x11870(I2CER)/0x11874 I2CMR)

Figure 40-9. I2C Event/Mask Registers (I2CER/I2CMR)

Table 40-4. I2CER/I2CMR Field Descriptions

Bits

Name

Description

0–2

—

Reserved and should be cleared.

TXE

Tx error. Set when an error occurs during transmission. This event is not maskable via the TxBD[I]

bit.

—

Reserved and should be cleared.

BSY

Busy. Set after the first character is received but discarded because no Rx buffer is available.

TXB

Tx buffer. Set when the Tx data of the last character in the buffer is written to the Tx FIFO. Two

character times must elapse to guarantee that all data has been sent.

RXB

Rx buffer. Set after the last character is written to the Rx buffer and the RxBD is closed.

01234567

Field

STR

—

M/S

Reset

0000_0000

R/W

Addr

0x1186C

Figure 40-10. I2C Command Register (I2COM)

MPC8280 bảng dữ liệu(PDF) 1310 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 1310 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL