MPC8280 datasheet(1219/1386 Pages) FREESCALE

1219 / 1386 page

ATM Transmission Convergence Layer

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

35-3

•

Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt

•

May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps

are supported.

35.2

Functionality

The TC layer block is shown in Figure 35-2. The transmit and the receive parts are independent; the only

case in which they are synchronized is in cell echo mode.

Figure 35-2. TC Layer Block Diagram

35.2.1

Receive ATM Cell Functions

The ATM receive cell functions block (RCF) performs the receive functions of the TC block. It performs

cell delineation, cell payload descrambling, HEC verification and correction, and idle/unassigned cell

filtering.

Cell delineation is the process of framing data to ATM cell boundaries using the header error check (HEC)

received in the ATM cell header. The HEC is a CRC-8 calculation over the first four octets of the ATM

MPC8280

TC Layer

PHY

Rx Cell

Functions

• cell delineation

• descrambling

• coset

• HEC error

correction

Tx UTOPIA I/F

Rx UTOPIA I/F

(PHY)

Tx Serial I/F

Rx Serial I/F

Counters

Registers

FCC2

one channel

60x Bus

UTOPIA

Rx I/F

UTOPIA

Tx I/F

M-PHY

detection and

Rx FIFO

Tx FIFO

Tx Cell

Functions

• HEC generation

• scrambling

• coset

• rate adaptation

MPC8280 bảng dữ liệu(PDF) 1219 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 1219 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL