MPC8280 datasheet(761/1386 Pages) FREESCALE

761 / 1386 page

SCC BISYNC Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

23-7

Table 23-4 describes control character table and RCCM fields.

23.7

BISYNC SYNC Register (BSYNC)

The BSYNC register, shown in Figure 23-3, defines BISYNC stripping and SYNC character insertion.

When an underrun occurs, the BISYNC controller inserts SYNC characters until the next buffer is

available for transmission. If the receiver is not in hunt mode when a SYNC character is received, it

discards this character if the valid bit (BSYNC[V]) is set.When using 7-bit characters with parity, the

parity bit should be included in the SYNC register value.

Table 23-4. Control Character Table and RCCM Field Descriptions

Offset

Bit

Name

Description

0x42–

0x50

End of table.

0 This entry is valid. The lower eight bits are checked against the incoming

character. In tables with eight control characters, E should be zero in all eight

positions.

1 The entry is not valid. No other valid entries exist beyond this entry.

BCS expected. A maskable interrupt is generated after the buffer is closed.

0 The character is written into the receive buffer and the buffer is closed.

1 The character is written into the receive buffer. The receiver waits for one LRC

or two CRC bytes of BCS and then closes the buffer. This should be used for

ETB, ETX, and ITB.

Hunt mode. Enables hunt mode when the current buffer is closed.

0 The BISYNC controller maintains character synchronization after closing this

buffer.

1 The BISYNC controller enters hunt mode after closing the buffer. When the B

bit is set, the controller enters hunt mode after receiving the BCS.

3–7

—

Reserved

8–15

CHARACTER

Control character 1–8. When using 7-bit characters with parity, include the parity

bit in the character value.

0x52

0–2

—

All ones.

3–7

—

Reserved

8–15

RCCM

Received control character mask. Masks comparison of CHARACTER

n. Each bit

of RCCM masks the corresponding bit of CHARACTER

0 Mask this bit in the comparison of the incoming character and CHARACTER

1 The address comparison on this bit proceeds normally and no masking occurs.

If RCCM is not set, erratic operation can occur during control character

recognition.

Field

DIS

SYNC

Reset

Undefined

R/W

Addr

SCC Base + 0x3E

Figure 23-3. BISYNC SYNC (BSYNC)

MPC8280 bảng dữ liệu(PDF) 761 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 761 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL