MPC8280 datasheet(400/1386 Pages) FREESCALE

400 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-92

Freescale Semiconductor

Table 9-67 describes DMASRx fields.

9.13.1.6.3

DMA Current Descriptor Address Registers 0–3 (DMACDAR

The current descriptor address register contains the address of the current segment descriptor being

transferred. In chaining mode, software must initialize this register to point to the first descriptor in the

chain. After processing the first descriptor, the DMA controller moves the contents of the next descriptor

address register into DMACDAR, loads the next descriptor into DMANDAR, and executes the current

transfer. This process continues until encountering a descriptor whose EOTD (end-of-transfer descriptor)

bit is set, which will be the last descriptor to be executed.

Figure 9-84. DMA Current Descriptor Address Registers 0–3 (DMACDAR

Table 9-67. DMASR

x Field Descriptions

Bits

Name

Access

Description

31–8

—

Reserved, should be cleared.

Read/

Write 1

to clear

Transfer error. This bit is set when there is an error condition during the DMA transfer

and the TEM bit is cleared.

6–3

—

Reserved, should be cleared.

Read

Only

Channel busy. When set indicates that a DMA transfer is currently in progress. This

bit will be cleared as a result of any of the three following conditions: (1) an error, (2)

a halt, or (3) completion of the DMA transfer.

EOSI

Read/

Write 1

to clear

End-of-segment interrupt. After transferring a segment of data, if the EOSIE bit in the

current descriptor address register is set, then this bit will be set and an interrupt is

generated. Otherwise, no interrupt is generated.

EOCDI

Read/

Write 1

to clear

End-of-chain/direct Interrupt. When the last DMA transfer is finished, either in

chaining or direct mode, if DMAMR[EOTIE] is set, this bit will be set and an interrupt

is generated. Otherwise, no interrupt is generated.

Field

CDA

Reset

0000_0000_0000_0000

R/W

Addr

0x1050A(DMACDR0); 0x1058A (DMACDR1); 0x1060A (DMACDR2); 0x1068A (DMACDR3)

Field

CDA

SNEN EOSIE

—

Reset

0000_0000_0000_0000

R/W

Addr

0x10508 (DMACDR0); 0x10588 (DMACDR1); 0x10608 (DMACDR2); 0x10688 (DMACDR3)

MPC8280 bảng dữ liệu(PDF) 400 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 400 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL