MPC8280 datasheet(353/1386 Pages) FREESCALE

353 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-45

9.11.2

PCI Bridge Configuration Registers

The PCI Local Bus Specification defines the configuration registers from 0x00 through 0x3F. Additionally,

the PCI bridge specifies these additional registers: the PCI function register (at offset 0x44), the PCI arbiter

control register (at offset 0x46), and the PCI Hot Swap register block (at offset 0x48). Table 9-19 and

Figure 9-32 shows the PCI configuration registers provided by the PCI bridge for the PCI bus.

Note the following sections that apply to all PCI configuration registers (they appear immediately after the

descriptions of individual registers):

•

Section 9.11.2.26, “PCI Configuration Register Access from the Core,” on page 9-62

•

Section 9.11.2.27, “PCI Configuration Register Access in Big-Endian Mode,” on page 9-62

•

Section 9.11.2.28, “Initializing the PCI Configuration Registers,” on page 9-64

Table 9-19. PCI Bridge PCI Configuration Registers

Address

(offset)

Access

Reset

Section/Page

Vendor ID

0x1057

9.11.2.1/9-47

Device ID

0x18C0

9.11.2.2/9-47

PCI command

R/W

Mode-dependent

9.11.2.3/9-47

PCI status

Read/bit-reset

0x00B0

9.11.2.4/9-48

Revision ID

Rev-dependent

9.11.2.5/9-50

Standard programming interface

Mode-dependent

9.11.2.6/9-50

Subclass code

0x00

9.11.2.7/9-51

Class code

Mode-dependent

9.11.2.8/9-51

Cache line size

R/W

0x00

9.11.2.9/9-52

Latency timer

R/W

0x00

9.11.2.10/9-52

Header type

0x00

9.11.2.11/9-53

BIST control

0x00

9.11.2.12/9-53

PIMMR base address register

R/W

nnnn_0000

9.11.2.13/9-53

GPL base address register 0

R/W

0x0000_0000

9.11.2.14/9-54

GPL base address register 1

R/W

0x0000_0000

9.11.2.14/9-54

Reserved

—

Sub system vendor ID

R/W

0x0000

9.11.2.15/9-55

Sub system device ID

R/W

0x0000

9.11.2.16/9-56

Reserved

—

Capabilities pointer

0x48

9.11.2.17/9-56

Reserved

—

Interrupt line

R/W

0x00

9.11.2.18/9-57

Interrupt pin

0x01

9.11.2.19/9-57

MPC8280 bảng dữ liệu(PDF) 353 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 353 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL