| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC8280 bảng dữ liệu(PDF) 271 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 bảng dữ liệu(HTML) 271 Page - Freescale Semiconductor, Inc |
|
271 / 1386 page ![]() 60x Signals MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 7-13 7.2.7.1 Data Bus (D[0–63]) The data bus (D[0–63]) states have the same meanings in both internal only mode external master mode. The data bus consists of 64 signals that are both inputs and outputs on the MPC8280. Following are the state meaning and timing comments for the data bus. State Meaning The data bus holds 8 byte lanes assigned as shown in Table 7-2. Timing Comments The number of times the data bus is driven depends on the transfer size, port size, and whether the transfer is a single-beat or burst operation. 7.2.7.1.1 Data Bus (D[0–63])—Output Following are the state meaning and timing comments for the D[0–63] output signals. State Meaning Asserted/Negated—Represents the state of data during a data write. Byte lanes not selected for data transfer do not supply valid data. MPC8280 duplicates data to enable valid data to be sent to different port sizes. Timing Comments Assertion/Negation—Initial beat coincides with DBB, for bursts, transitions on the bus clock cycle following each assertion of TA and, for port size, transitions on the bus clock cycle following each assertion of PSDVAL. High Impedance—Occurs on the bus clock cycle after the final assertion of TA, TEA, or certain ARTRY cases. 7.2.7.1.2 Data Bus (D[0–63])—Input Following are the state meaning and timing comments for the D[0–63] input signals. State Meaning Asserted/Negated—Represents the state of data during a data read transaction. Timing Comments Assertion/Negation—Data must be valid on the same bus clock cycle that TA and/or PSDVAL is asserted. 7.2.7.2 Data Bus Parity (DP[0–7]) The eight data bus parity (DP[0–7]) signals both output and input signals. Table 7-1. Data Bus Lane Assignments Data Bus Signals Byte Lane D0–D7 0 D8–D15 1 D16–D23 2 D24–D31 3 D32–D39 4 D40–D47 5 D48–D55 6 D56–D63 7 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |