STW5098T datasheet(47/85 Pages) STMICROELECTRONICS

47 / 85 page

STw5098

Control registers

47/85

4VLSHEV

VLSH bit has changed

VLSH bit has not changed

PUSHBEV

Headset Button Status has changed

Headset Button Status has not changed

HSDETEV

Headset Connector Status has changed

Headset Connector Status has not changed

OVFEV

An Audio Data overflow has occurred in DSP

No Audio Data overflow has occurred in DSP

0POREV

Device was reset by power-on-reset

Device was not reset by power-on-reset

Note: content of bits 4 to 0 in CR32 is cleared after reading, while it is left unchanged if accessed for writing.

*Bits 7 to 5 represent the status when the Control register is read, not when the event occurred.

Table 26.

CR32 description (continued)

Bits

Name

Read

only

CR32 description

Def.

Table 27.

CR33 description

Bits

Name

Val.

CR33 description

Def.

SPIOHIZ

SPI control interface out pin is set to high impedance state when

inactive

SPI control interface out pin is set to zero when inactive

4-3

SPIOSEL(1:0)

Out pin selection for SPI control interface

No output. Control registers cannot be read in SPI mode

SPI output sent to IRQ pin

SPI output sent to DA_OCK pin

SPI output sent to AD_OCK pin

IRQCMOS

IRQ interrupt request pin is set to CMOS (active low)

IRQ interrupt request pin is set to pull down

1OVFDA

An overflow (saturation) occurred in DA path

No overflow occurred in DA channel

OVFAD

An overflow (saturation) occurred in AD path

No overflow occurred in AD channel

Note: content of bits 1 to 0 in CR33 is cleared after reading, while it is left unchanged if accessed for writing.

STW5098T bảng dữ liệu(PDF) 47 Page - STMicroelectronics

STW5098T bảng dữ liệu(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL