LM8342SD datasheet(3/16 Pages) NSC

3 / 16 page

Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is

intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics tables.

Note 2: Human Body Model is 1.5 k

Ω in series with 100 pF. Machine Model is 0Ω in series with 200 pF.

Note 3: The maximum power dissipation is a function of TJ(MAX), θJA and TA. The maximum allowable power dissipation at any ambient temperature is

PD =(TJ(MAX) —TA)/ θJA. All numbers apply for packages soldered directly onto a PC board.

Note 4: Programming temperature range 0˚C to 70˚C .

Note 5: When AVDD is in the voltage range of 4.5V to 13V, the supply voltage VDD can be in 2.25V to 3.6V range. When AVDD is in the voltage range from 13V to

18V, the supply voltage VDD is limited to the 2.6V to 3.6V range

Note 6: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of

the device such that TJ =TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ > TA.

Note 7: All limits are guaranteed by design or statistical analysis.

Note 8: Typical values represent the parametric norm at the time of characterization.

Note 9: On-Chip Pull Down Resistor of 30 k

Ω.

Connection Diagram

10-Pin LLP

20139202

Top View

Pin Descriptions

Pin Name

Pin #

Function

OUT

Current sink output, adjustable in 128 steps. See Application Section for details.

Analog reference voltage input

Write protect (input)

READ (I

2C)

WRITE

→Reg

WRITE

→EE

SCL Switch

N = Low

yes

open

N = High

yes

closed

Inverted WP

N (output)

GND

Ground

Supply voltage

SDA

2C compatible serial data input/output

SCL

2C compatible serial clock input

SCL-S

Switched SCL connection. Serial clock input when WP

N is set to high

SET

Maximum output current adjustment pin (see block diagram)

Ordering Information

Package

Part Number

Package Marking

Transport Media

NSC Drawing

10-Pin LLP

LM8342SD

L8342

1k Units Tape and Reel

SDA10A

LM8342SDX

4.5k Units Tape and Reel

LM8342SD bảng dữ liệu(PDF) 3 Page - National Semiconductor (TI)

LM8342SD bảng dữ liệu(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL