TMS320DM355 datasheet(63/158 Pages) TI

63 / 158 page

www.ti.com

3.3.2

External Memories

3.3.3

Peripherals

3.4 ARM Interrupt Controller (AINTC)

3.4.1

Interrupt Mapping

TMS320DM355

Digital Media System-on-Chip (DMSoC)

SPRS463B – SEPTEMBER 2007 – REVISED OCTOBER 2007

The ARM has access to the following External memories:

• DDR2 / mDDR Synchronous DRAM

• Asynchronous EMIF / OneNAND

• NAND Flash

• Flash card devices:

–

MMC/SD

–

SmartMedia

The ARM has access to all of the peripherals on the DM355 device.

The DM355 ARM Interrupt Controller (AINTC) has the following features:

• Supports up to 64 interrupt channels (16 external channels)

• Interrupt mask for each channel

• Each interrupt channel can be mapped to a Fast Interrupt Request (FIQ) or to an Interrupt Request

(IRQ) type of interrupt.

• Hardware prioritization of simultaneous interrupts

• Configurable interrupt priority (2 levels of FIQ and 6 levels of IRQ)

• Configurable interrupt entry table (FIQ and IRQ priority table entry) to reduce interrupt processing time

The ARM core supports two interrupt types: FIQ and IRQ. See the ARM926EJ-S Technical Reference

Manual for detailed information about the ARM’s FIQ and IRQ interrupts. Each interrupt channel is

mappable to an FIQ or to an IRQ type of interrupt, and each channel can be enabled or disabled. The

INTC supports user-configurable interrupt-priority and interrupt entry addresses. Entry addresses minimize

the time spent jumping to interrupt service routines (ISRs). When an interrupt occurs, the corresponding

highest priority ISR’s address is stored in the INTC’s ENTRY register. The IRQ or FIQ interrupt routine can

read the ENTRY register and jump to the corresponding ISR directly. Thus, the ARM does not require a

software dispatcher to determine the asserted interrupt.

The AINTC takes up to 64 ARM device interrupts and maps them to either the IRQ or to the FIQ of the

ARM. Each interrupt is also assigned one of 8 priority levels (2 for FIQ, 6 for IRQ). For interrupts with the

same priority level, the priority is determined by the hardware interrupt number (the lowest number has the

highest priority). Table 3-1 shows the connection of device interrupts to the ARM.

Table 3-1. AINTC Interrupt Connections(1)

Interrupt

Acronym

Source

Interrupt

Acronym

Source

Number

VPSSINT0

VPSS - INT0,

TINT0

Timer 0 - TINT12

Configurable via

VPSSBL register:

INTSEL

VPSSINT1

VPSS - INT1

TINT1

Timer 0 - TINT34

VPSSINT2

VPSS - INT2

TINT2

Timer 1 - TINT12

VPSSINT3

VPSS - INT3

TINT3

Timer 1 - TINT34

VPSSINT4

VPSS - INT4

PWMINT0

PWM0

(1)

The total number of interrupts in DM355 exceeds 64, which is the maximum value of the AINTC module. Therefore, several interrupts

are multiplexed and you must use the register ARM_INTMUX in the System Control Module to select the interrupt source for multiplexed

interrupts. Refer to the ARM Subsystem Guide for more information on the System Control Module register ARM_INTMUX.

Submit Documentation Feedback

Detailed Device Description

TMS320DM355 bảng dữ liệu(PDF) 63 Page - Texas Instruments

TMS320DM355 bảng dữ liệu(HTML) 63 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL