công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

C8051F331 bảng dữ liệu(PDF) 8 Page - Silicon Laboratories

tên linh kiện C8051F331
Giải thích chi tiết về linh kiện  Mixed Signal ISP Flash MCU Family
PDF  216 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SILABS [Silicon Laboratories]
Trang chủ  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F331 bảng dữ liệu(HTML) 8 Page - Silicon Laboratories

Back Button C8051F331 Datasheet HTML 4Page - Silicon Laboratories C8051F331 Datasheet HTML 5Page - Silicon Laboratories C8051F331 Datasheet HTML 6Page - Silicon Laboratories C8051F331 Datasheet HTML 7Page - Silicon Laboratories C8051F331 Datasheet HTML 8Page - Silicon Laboratories C8051F331 Datasheet HTML 9Page - Silicon Laboratories C8051F331 Datasheet HTML 10Page - Silicon Laboratories C8051F331 Datasheet HTML 11Page - Silicon Laboratories C8051F331 Datasheet HTML 12Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 216 page
background image
C8051F330/1/2/3/4/5
8
Rev. 1.5
9. CIP-51 Microcontroller
Figure 9.1. CIP-51 Block Diagram ........................................................................... 73
Figure 9.2. Memory Map.......................................................................................... 79
10. Reset Sources
Figure 10.1. Reset Sources...................................................................................... 99
Figure 10.2. Power-On and VDD Monitor Reset Timing ........................................ 100
11. Flash Memory
Figure 11.1. Flash Program Memory Map.............................................................. 107
12. External RAM
13. Oscillators
Figure 13.1. Oscillator Diagram.............................................................................. 115
Figure 13.2. External 32.768 kHz Quartz Crystal Oscillator Connection Diagram . 121
14. Port Input/Output
Figure 14.1. Port I/O Functional Block Diagram ..................................................... 125
Figure 14.2. Port I/O Cell Block Diagram ............................................................... 126
Figure 14.3. Crossbar Priority Decoder with No Pins Skipped ............................... 127
Figure 14.4. Crossbar Priority Decoder with Crystal Pins Skipped ........................ 128
15. SMBus
Figure 15.1. SMBus Block Diagram ....................................................................... 137
Figure 15.2. Typical SMBus Configuration ............................................................. 138
Figure 15.3. SMBus Transaction ............................................................................ 139
Figure 15.4. Typical SMBus SCL Generation......................................................... 143
Figure 15.5. Typical Master Transmitter Sequence................................................ 149
Figure 15.6. Typical Master Receiver Sequence.................................................... 150
Figure 15.7. Typical Slave Receiver Sequence...................................................... 151
Figure 15.8. Typical Slave Transmitter Sequence.................................................. 152
16. UART0
Figure 16.1. UART0 Block Diagram ....................................................................... 155
Figure 16.2. UART0 Baud Rate Logic .................................................................... 156
Figure 16.3. UART Interconnect Diagram .............................................................. 157
Figure 16.4. 8-Bit UART Timing Diagram............................................................... 157
Figure 16.5. 9-Bit UART Timing Diagram............................................................... 158
Figure 16.6. UART Multi-Processor Mode Interconnect Diagram .......................... 159
17. Enhanced Serial Peripheral Interface (SPI0)
Figure 17.1. SPI Block Diagram ............................................................................. 165
Figure 17.2. Multiple-Master Mode Connection Diagram ....................................... 168
Figure 17.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram
168
Figure 17.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram
168
Figure 17.5. Master Mode Data/Clock Timing ........................................................ 170
Figure 17.6. Slave Mode Data/Clock Timing (CKPHA = 0) .................................... 171
Figure 17.7. Slave Mode Data/Clock Timing (CKPHA = 1) .................................... 171
Figure 17.8. SPI Master Timing (CKPHA = 0)........................................................ 175
Figure 17.9. SPI Master Timing (CKPHA = 1)........................................................ 175



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com