TDA4VEN...Q1 datasheet(165/236 Pages) TI

165 / 236 page

6.9.5.16 MCASP

Note

McASP has one or more signals which can be multiplexed to more than one pin. Timing requirements

and switching characteristics defined in this section are only valid for specific pin combinations known

as IOSETs. Valid pin combinations or IOSETs for this interface are defined in the SysConfig-PinMux

Tool.

Table 6-73, Table 6-74, Figure 6-62, Table 6-75, and Figure 6-63 present timing conditions, timing requirements,

and switching characteristics for MCASP.

Table 6-73. MCASP Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

0.7

V/ns

OUTPUT CONDITIONS

Output load capacitance

PCB CONNECTIVITY REQUIREMENTS

td(Trace Delay)

Propagation delay of each trace

100

1100

td(Trace Mismatch Delay)

Propagation delay mismatch across all traces

100

Table 6-74. MCASP Timing Requirements

see Figure 6-62

NO.

MODE(1)

MIN

MAX UNIT

ASP1 tc(AHCLKRX)

Cycle time, MCASP[x]_AHCLKR/X(4)

ASP2 tw(AHCLKRX)

Pulse duration, MCASP[x]_AHCLKR/X(4) high or low

0.5P(2) -

1.53

ASP3 tc(ACLKRX)

Cycle time, MCASP[x]_ACLKR/X(4)

ASP4 tw(ACLKRX)

Pulse duration, MCASP[x]_ACLKR/X(4) high or low

0.5R(3) -

1.53

ASP5 tsu(AFSRX-ACLKRX)

Setup time, MCASP[x]_AFSR/X(4) input valid before

MCASP[x]_ACLKR/X(4)

ACLKR/X int

9.29

ACLKR/X ext in/out

ASP6 th(ACLKRX-AFSRX)

Hold time, MCASP[x]_AFSR/X(4) input valid after

MCASP[x]_ACLKR/X(4)

ACLKR/X int

-1

ACLKR/X ext in/out

1.6

ASP7 tsu(AXR-ACLKRX)

Setup time, MCASP[x]_AXR(4) input valid before

MCASP[x]_ACLKR/X(4)

ACLKR/X int

9.29

ACLKR/X ext in/out

ASP8 th(ACLKRX-AXR)

Hold time, MCASP[x]_AXR(4) input valid after

MCASP[x]_ACLKR/X(4)

ACLKR/X int

-1

ACLKR/X ext in/out

1.6

(1)

ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1

ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0

ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1

ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1

ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0

ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1

(2)

P = AHCLKR/X period in ns. For details on AHCLKR/X clock source options, see the McASP Clocks table in the Multichannel Audio

Serial Port (MCASP) section of the Module Integration chapter found in the Technical Reference Manual.

(3)

R = ACLKR/X period in ns.

(4)

x in MCASP[x]_* is 0, 1 or 2

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

165

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 bảng dữ liệu(PDF) 165 Page - Texas Instruments

TDA4VEN...Q1 bảng dữ liệu(HTML) 165 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL