ADIS16IMU5SLASHPCBZ datasheet(8/46 Pages) AD

8 / 46 page

Data Sheet

ADIS16575/ADIS16576/ADIS16577

SPECIFICATIONS

analog.com

Rev. 0 | 8 of 46

Table 7. Timing Specifications (Continued)

Parameter

Description

Normal Mode

Burst Read Mode

Unit

Min

Typ

Max

Min1

Typ

Max

tDAV

DOUT valid after SCLK edge

tDSU

DIN setup time before SCLK rising edge

tDHD

DIN hold time after SCLK rising edge

tSCLKR, tSCLKF

SCLK rise and fall times

12.5

tDR, tDF

DOUT rise and fall times

12.5

tSFS

CS high after SCLK edge

tSTDR

Input sync to data ready valid transition

240

µs

Direct sync mode, Register MSC_CTRL, Bits[3:2] = 01 (binary, see Table 120)

256

µs

tNV

Data invalid time

µs

Input sync pulse width

µs

Input sync period2

244

1/(Sync

Input Clock)

1/(Sync

Input Clock)

µs

1 N/A means not applicable.

2 This specification is rounded up from the cycle time that comes from the maximum input clock frequency (4100 Hz).

Timing Diagrams

Figure 2. SPI Timing and Sequence Diagram

Figure 3. Stall Time and Data Rate Timing Diagram

Figure 4. Input Clock Timing Diagram, External Sync Mode, Register MSC_CTRL, Bits[4:2] = 101 (Binary)

ADIS16IMU5/PCBZ bảng dữ liệu(PDF) 8 Page - Analog Devices

ADIS16IMU5/PCBZ bảng dữ liệu(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL