TUSB4020BIPHPR datasheet(20/46 Pages) TI

20 / 46 page

6.6.1.11 Device Configuration Register 2 (offset = Ah)

Figure 6-12. Register Offset Ah

LEGEND: R/W = Read/Write; R = Read only; –n = value after reset

Table 6-14. Bit Descriptions – Device Configuration Register 2

Bit

Field Name

Access

Reset

Description

RSVD

Reserved. Read only, returns 0 when read.

customBCfeatures

Custom Battery Charging Feature Enable. This bit controls the ability to write to the

battery charging feature configuration controls.

0 = The HiCurAcpModeEn and AutoModeEnz bits are read only and the values

are loaded from the OTP ROM.

1 = The HiCurAcpModeEn and AutoModeEnz bits are read/write and can be

loaded by EEPROM or written by SMBus. from this register.

This bit can be written simultaneously with HiCurAcpModeEn and AutoModeEnz.

pwrctlPol

Power enable polarity. This bit is loaded at the deassertion of reset with the inverse

value of the PWRCTL_POL terminal.

0 = PWRCTL polarity is active low

1 = PWRCTL polarity is active high

When the TUSB4020BI is in I2C mode, the TUSB4020BI loads this bit from the

contents of the EEPROM.

When the TUSB4020BI is in SMBUS mode, the value can be overwritten by an SMBus

host.

HiCurAcpModeEn

RO/RW

High-current ACP mode enable. This bit enables the high-current tablet charging mode

when the automatic battery charging mode is enabled for downstream ports.

0 = High current divider mode disabled

1 = High current divider mode enabled

This bit is read only unless the customBCfeatures bit is set to 1. Otherwise the value of

this bit reflects the value of the OTP ROM HiCurAcpModeEn bit.

RSVD

Reserved

dsportEcrEn

DSPort ECR enable. This bit enables full implementation of the DSPORT ECR (April

2013).

0 = DSPort ECR (April 2013) is enabled with the exception of changes related

to the CCS bit is set upon entering U0, and changes related to avoiding or

reporting compliance mode entry.

1 = The full DSport ECR (April 2013) is enabled.

autoModeEnz

RO/RW

Automatic Mode Enable. This bit is loaded from the OTP ROM.

The automatic mode only applies to downstream ports with battery charging enabled

when the upstream port is not connected. Under these conditions:

0 = Automatic mode battery charging features are enabled. Only battery

charging DCP and custom BC (divider mode) is enabled.

1 = Automatic mode is disabled; only battery charging DCP and CDP mode is

supported.

Note: when the upstream port is connected, battery charging CDP mode is supported

on all ports when this field is one.

This bit is read only unless the customBCfeatures bit is set to 1. Otherwise the value of

this bit reflects the value of the OTP ROM AutoModeEnz bit.

RSVD

Reserved. Read only, returns 0 when read.

TUSB4020BI

SLLSEI0E – JULY 2015 – REVISED JULY 2024

www.ti.com

Submit Document Feedback

Product Folder Links: TUSB4020BI

TUSB4020BIPHPR bảng dữ liệu(PDF) 20 Page - Texas Instruments

TUSB4020BIPHPR bảng dữ liệu(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL