TDA9321 datasheet(23/44 Pages) PHILIPS

23 / 44 page

1998 Dec 16

Philips Semiconductors

Preliminary speciﬁcation

I2C-bus controlled TV input processor

TDA9321H

Signal on pin CCF

input voltage

burst amplitude

−

0.3

1.0

input impedance

−

Ω

Reference signal output (pin REFO); note 20

Vo(p-p)

output signal amplitude

(peak-to-peak value)

CL = 15 pF

0.2

0.25

0.3

VO(en)

DC output level to enable

comb ﬁlter

4.0

4.2

4.6

VO(dis)

DC output level to disable

comb ﬁlter

−

0.1

1.4

Switching levels of SYS1 and SYS2 outputs (pins SYS1 and SYS2); note 21

VOH

HIGH-level output voltage

4.0

5.0

5.5

VOL

LOW-level output voltage

−

0.1

0.4

Io(sink)

output sink current

−−

Io(source)

output source current

−−

DETECTION OF STATUS LEVELS OF SCART PLUG PIN 8; note 22

Vdet(int-ext)

detection voltage between

internal and external (16 : 9)

source

2.0

2.2

2.4

Vdet(ext-ext)

detection voltage between

external (16 : 9) and external

(4 : 3) source

5.3

5.5

5.7

input resistance

100

−

Ω

Chrominance and luminance ﬁlters and delay lines

CHROMINANCE TRAP CIRCUIT; note 23

ftrap

trap frequency

fosc ±1%

MHz

during SECAM reception

4.3

±1.5%

MHz

B−3dB

−3 dB bandwidth

fSC = 3.58 MHz

2.6

2.8

3.0

MHz

fSC = 4.43 MHz

3.2

3.4

3.6

MHz

during SECAM reception

2.9

3.1

3.3

MHz

CSR

colour subcarrier rejection

−−

CHROMINANCE BAND-PASS CIRCUIT

centre frequency

bit CB = 0

−

fosc

−

MHz

bit CB = 1

−

1.1fosc

−

MHz

Qbp

band-pass quality factor

−

CLOCHE FILTER

centre frequency

4.26

4.29

4.31

MHz

bandwidth

241

268

295

kHz

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

TDA9321 bảng dữ liệu(PDF) 23 Page - NXP Semiconductors

TDA9321 bảng dữ liệu(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL