SMC032BFY6 datasheet(46/91 Pages) STMICROELECTRONICS

46 / 91 page

Software interface

SMCxxxBF

46/91

8.4

I/O Primary and Secondary Address Configurations

When the system decodes the Primary and Secondary Address Configurations, the

registers are accessed in the block of I/O space as shown in Table 39

As for the Memory Mapped Addressing, register 0 is accessed with –CE1 Low and –CE2

Low (and A0 don’t Care) as a Word register on the combined Odd and Even Data Bus (D15

to D0). This register may also be accessed with –CE1 Low and –CE2 High, by a pair of Byte

accesses to offset 0. The address space of this Word register overlaps the address space of

the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register

with –CE1 Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A

Byte access to register 0 with –CE1 High and –CE2 Low accesses the error (read) or

feature (write) register.

Table 39.

Primary and Secondary I/O Decoding

–

REG

A9 to

–

IORD=0

–

IOWR=0

1F(17)h

Even Data Register

1F(17)h

Error Register

Feature Register

1F(17)h

Sector Count Register

1F(17)h

Sector Number Register

1F(17)h

Cylinder Low Register

1F(17)h

Cylinder High Register

1F(17)h

Select Card/Head Register

1F(17)h

Status Register

Command Register

3F(37)h

Alternate Status Register

Device Control Register

3F(37)h

Drive Address Register

Reserved

SMC032BFY6 bảng dữ liệu(PDF) 46 Page - STMicroelectronics

SMC032BFY6 bảng dữ liệu(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL