| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SMC032BFY6 bảng dữ liệu(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SMC032BFY6 bảng dữ liệu(HTML) 35 Page - STMicroelectronics |
|
35 / 91 page ![]() SMCxxxBF Card Configuration 35/91 6.2 Card Configuration and Status Register (202h in Attribute Memory) The Card Configuration and Status Register contains information about the Card’s status (see Table 28). 6.2.1 Changed Indicates that one or both of the Pin Replacement register (CRDY, or CWProt) bits are set to ‘1’. When the Changed bit is set, –STSCHG (Pin 46) is held Low and if the SigChg bit is ‘1’ the Card is configured for the I/O interface. 6.2.2 SigChg This bit is set and reset by the host to enable and disable a state-change signal from the Status Register (issued on Status Changed pin 46). If no state change signal is desired, this bit should be set ‘0’ and pin 46 (–STSCHG) will be held High while the Card is configured for I/O. 6.2.3 IOis8 The host sets this bit to ‘1’ if the Card is to be configured in 8 bit I/O Mode. The Card is always configured for both 8 and 16 bit I/O, so this bit is ignored. 6.2.4 PwrDwn This bit indicates whether the Card is in the power saving mode or active mode. When the PwrDwn bit is set to ‘1’, the Card enters power down mode. When set to ‘0’, the Card enters active mode. The READY value on Pin Replacement Register becomes BUSY when this bit is changed. READY will not become Ready until the power state requested has been entered. The Card automatically powers down when it is idle and powers back up when it receives a command. 6.2.5 Int This bit represents the internal state of the interrupt request. It is available whether or not the I/O interface has been configured. It remains valid until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the –IEN bit in the Device Control Register, this bit is ‘0’. Table 27. CompactFlash Memory Card Configurations Conf5 Conf4 Conf3 Conf2 Conf1 Conf0 Mapping Mode Card Mode Task File Register Address 0 0 0 0 0 0 Memory Memory 0h - Fh, 400h - 7FFh 0 0 0 0 0 1 Contiguous I/O I/O xx0h - xxFh 0 0 0 0 1 0 Primary I/O I/O 1F0h - 1F7h, 3F6h - 3F7h 0 0 0 0 1 1 Secondary I/O I/O 170h - 177h, 376h - 377h |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |