EVAL-ADN2804EBZ datasheet(13/24 Pages) AD

13 / 24 page

Data Sheet

ADN2804

Rev. D | Page 13 of 24

JITTER SPECIFICATIONS

The ADN2804 CDR is designed to achieve the best bit-

error-rate (BER) performance and to exceed the jitter

transfer, generation, and tolerance specifications proposed

for SONET/SDH equipment defined in the Telcordia

Technologies specification.

Jitter is the dynamic displacement of digital signal edges from

their long-term average positions, measured in unit intervals

(UI), where 1 UI = 1 bit period. Jitter on the input data can

cause dynamic phase errors on the recovered clock sampling

edge. Jitter on the recovered clock causes jitter on the

retimed data.

The following sections briefly summarize the specifications of

jitter generation, transfer, and tolerance in accordance with the

Telcordia document (GR-253-CORE, Issue 3, September 2000)

for the optical interface at the equipment level and the

ADN2804 performance with respect to those specifications.

Jitter Generation

The jitter generation specification limits the amount of jitter

that can be generated by the device with no jitter and wander

applied at the input. For SONET devices, the jitter generated

must be less than 0.01 UI rms and less than 0.1 UI p-p.

Jitter Transfer

The jitter transfer function is the ratio of the jitter on the output

signal to the jitter applied on the input signal vs. the frequency.

This parameter measures the amount of jitter on an input signal

that can be transferred to the output signal (see Figure 15). This

amount is limited.

0.1

ACCEPTABLE

RANGE

JITTER FREQUENCY (kHz)

SLOPE = –20dB/DECADE

Figure 15. Jitter Transfer Curve

Jitter Tolerance

The jitter tolerance is defined as the peak-to-peak amplitude of

the sinusoidal jitter applied on the input signal, which causes a

1 dB power penalty. This is a stress test intended to ensure that

no additional penalty is incurred under the operating

conditions (see Figure 16).

15.00

1.50

0.15

JITTER FREQUENCY (kHz)

SLOPE = –20dB/DECADE

Figure 16. SONET Jitter Tolerance Mask

EVAL-ADN2804EBZ bảng dữ liệu(PDF) 13 Page - Analog Devices

EVAL-ADN2804EBZ bảng dữ liệu(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL