MPC866PCZP100A datasheet(39/96 Pages) FREESCALE

39 / 96 page

MPC866/MPC859 Hardware Specifications, Rev. 2

Freescale Semiconductor

Bus Signal Timing

P50

CLKOUT to PCOE, IORD, PCWE,

IOWR assert time (MAX = 0.00 x

B1 + 11.00)

—

11.00

—

11.00

—

11.00

—

11.00

P51

CLKOUT to PCOE, IORD, PCWE,

IOWR negate time (MAX = 0.00 x

B1 + 11.00)

2.00

11.00

2.00

11.00

2.00

11.00

2.00

11.00

P52

CLKOUT to ALE assert time (MAX

= 0.25 x B1 + 6.30)

7.60

13.80

6.30

12.50

5.00

11.30

3.80

10.00

P53

CLKOUT to ALE negate time (MAX

= 0.25 x B1 + 8.00)

—

15.60

—

14.30

—

13.00

—

11.80

P54

PCWE, IOWR negated to D(0:31)

invalid1 (MIN = 0.25 x B1 – 2.00)

5.60

—

4.30

—

3.00

—

1.80

—

P55

WAITA and WAITB valid to

CLKOUT rising edge1 (MIN = 0.00

x B1 + 8.00)

8.00

—

8.00

—

8.00

—

8.00

—

P56

CLKOUT rising edge to WAITA and

WAITB invalid1 (MIN = 0.00 x B1 +

2.00)

2.00

—

2.00

—

2.00

—

2.00

—

PSST = 1. Otherwise, add PSST times cycle time.

PSHT = 0. Otherwise, add PSHT times cycle time.

These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA

current cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See

PCMCIA Interface in the

MPC866 PowerQUICC User’s Manual.

Table 11. PCMCIA Timing (continued)

Num

Characteristic

33 MHz

40 MHz

50 MHz

66 MHz

Unit

Min

Max

Min

Max

Min

Max

Min

Max

MPC866PCZP100A bảng dữ liệu(PDF) 39 Page - Freescale Semiconductor, Inc

MPC866PCZP100A bảng dữ liệu(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL