MPC862_06 datasheet(16/88 Pages) FREESCALE

16 / 88 page

MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Bus Signal Timing

Table 7 provides the bus operation timing for the MPC862/857T/857DSL at 33 MHz, 40 Mhz, 50 MHz

and 66 Mhz.

The timing for the MPC862/857T/857DSL bus shown assumes a 50-pF load for maximum delays and a

0-pF load for minimum delays.

Table 7. Bus Operation Timings

Num

Characteristic

33 MHz

40 MHz

50 MHz

66 MHz

Unit

Min

Max

Min

Max

Min

Max

Min

Max

CLKOUT period

30.30

25.00

30.30

20.00

30.30

15.15

30.30

B1a

EXTCLK to CLKOUT phase skew

(EXTCLK > 15 MHz and MF <= 2)

-0.90

0.90

-0.90

0.90

-0.90

0.90

-0.90

0.90

B1b

EXTCLK to CLKOUT phase skew

(EXTCLK > 10 MHz and MF < 10)

-2.30

2.30

-2.30

2.30

-2.30

2.30

-2.30

2.30

B1c

CLKOUT phase jitter (EXTCLK > 15

MHz and MF <= 2) 1

-0.60

0.60

-0.60

0.60

-0.60

0.60

-0.60

0.60

B1d

CLKOUT phase jitter1

-2.00

2.00

-2.00

2.00

-2.00

2.00

-2.00

2.00

B1e

CLKOUT frequency jitter (MF < 10) 1

—

0.50

—

0.50

—

0.50

—

0.50

B1f

CLKOUT frequency jitter (10 < MF <

500) 1

—

2.00

—

2.00

—

2.00

—

2.00

B1g

CLKOUT frequency jitter (MF > 500) 1

—

3.00

—

3.00

—

3.00

—

3.00

B1h

Frequency jitter on EXTCLK 2

—

0.50

—

0.50

—

0.50

—

0.50

CLKOUT pulse width low (MIN = 0.040

x B1)

12.10

—

10.00

—

8.00

—

6.10

—

CLKOUT width high (MIN = 0.040 x

B1)

12.10

—

10.00

—

8.00

—

6.10

—

CLKOUT rise time 3 (MAX = 0.00 x B1

+ 4.00)

—

4.00

—

4.00

—

4.00

—

4.00

B533 CLKOUT fall time3 (MAX = 0.00 x B1 +

4.00)

—

4.00

—

4.00

—

4.00

—

4.00

CLKOUT to A(0:31), BADDR(28:30),

RD/WR, BURST, D(0:31), DP(0:3)

invalid (MIN = 0.25 x B1)

7.60

—

6.30

—

5.00

—

3.80

—

B7a

CLKOUT to TSIZ(0:1), REG, RSV,

AT(0:3), BDIP, PTR invalid (MIN = 0.25

x B1)

7.60

—

6.30

—

5.00

—

3.80

—

B7b

CLKOUT to BR, BG, FRZ, VFLS(0:1),

VF(0:2) IWP(0:2), LWP(0:1), STS

invalid 4 (MIN = 0.25 x B1)

7.60

—

6.30

—

5.00

—

3.80

—

CLKOUT to A(0:31), BADDR(28:30)

RD/WR, BURST, D(0:31), DP(0:3)

valid (MAX = 0.25 x B1 + 6.3)

7.60

13.80

6.30

12.50

5.00

11.30

3.80

10.00

MPC862 bảng dữ liệu(PDF) 16 Page - Freescale Semiconductor, Inc

MPC862 bảng dữ liệu(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL