DSP56362P datasheet(50/152 Pages) FREESCALE

50 / 152 page

External Memory Expansion Port (Port A)

DSP56362 Technical Data, Rev. 4

3-24

Freescale Semiconductor

Table 3-12

DRAM Page Mode Timings, Four Wait States 100 and 120MHz1, 2, 3, 4

No.

Characteristics

Symbol

Expression

100 MHz

120 MHz

Unit

Min

Max

Min

Max

131

Page mode cycle time for two consecutive accesses

of the same direction

Page mode cycle time for mixed (read and write)

accesses.

tPC

× T

4.5

× TC

50.0

45.0

—

41.7

37.5

132

CAS assertion to data valid (read)

tCAC

100 MHz:

2.75

× T

C − 7.0

—

20.5

—

15.9

133

Column address valid to data valid (read)

tAA

100 MHz:

3.75

× T

C − 7.0

—

30.5

—

24.2

134

CAS deassertion to data not valid (read hold time)

tOFF

0.0

—

0.0

—

135

Last CAS assertion to RAS deassertion

tRSH

3.5

× T

C − 4.0

31.0

—

25.2

—

136

Previous CAS deassertion to RAS deassertion

tRHCP

× T

C − 4.0

56.0

—

46.0

—

137

CAS assertion pulse width

tCAS

2.5

× T

C − 4.0

21.0

—

16.8

—

138

Last CAS deassertion to RAS assertion5

BRW[1:0] = 00

BRW[1:0] = 01

BRW[1:0] = 10

BRW[1:0] = 11

tCRP

2.75

× T

C − 6.0

4.25

× T

C − 6.0

5.25

× T

C − 6.0

7.25

× T

C − 6.0

—

46.5

66.5

—

37.7

54.4

—

139

CAS deassertion pulse width

tCP

× T

C − 4.0

16.0

—

12.7

—

140

Column address valid to CAS assertion

tASC

TC − 4.0

6.0

—

4.3

—

141

CAS assertion to column address not valid

tCAH

3.5

× T

C − 4.0

31.0

—

25.2

—

142

Last column address valid to RAS deassertion

tRAL

× T

C − 4.0

46.0

—

37.7

—

143

WR deassertion to CAS assertion

tRCS

100 MHz:

1.25

× T

C − 4.0

8.5

—

6.4

—

144

CAS deassertion to WR assertion

tRCH

100 MHz:

1.25

× T

C − 4.0

8.5

—

6.4

—

145

CAS assertion to WR deassertion

tWCH

3.25

× T

C − 4.2

28.3

—

22.9

—

146

WR assertion pulse width

tWP

4.5

× T

C − 4.5

40.5

—

33.0

—

147

Last WR assertion to RAS deassertion

tRWL

4.75

× T

C − 4.3

43.2

—

35.3

—

148

WR assertion to CAS deassertion

tCWL

3.75

× T

C − 4.3

33.2

—

26.9

—

DSP56362P bảng dữ liệu(PDF) 50 Page - Freescale Semiconductor, Inc

DSP56362P bảng dữ liệu(HTML) 50 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL