công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPC8313CVRAFF bảng dữ liệu(PDF) 15 Page - Freescale Semiconductor, Inc

tên linh kiện MPC8313CVRAFF
Giải thích chi tiết về linh kiện  PowerQUICC??II Pro Processor Hardware Specifications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8313CVRAFF bảng dữ liệu(HTML) 15 Page - Freescale Semiconductor, Inc

Back Button MPC8313CVRAFF Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8313CVRAFF Datasheet HTML 19Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 88 page
background image
MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
15
RESET Initialization
Table 10 provides the PLL lock times.
Time for the device to turn off POR configuration signals with
respect to the assertion of HRESET
—4
ns
3
Time for the device to turn on POR configuration signals with
respect to the negation of HRESET
1—
tPCI_SYNC_IN
1, 3
Notes:
1. tPCI_SYNC_IN is the clock period of the input clock applied to PCI_SYNC_IN. When the device is In PCI host mode the primary
clock is applied to the SYS_CLK_IN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV.
2. tSYS_CLK_IN is the clock period of the input clock applied to SYS_CLK_IN. It is only valid when the device is in PCI host mode.
3. POR configuration signals consists of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.
Table 10. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
—
100
μs
Table 9. RESET Initialization Timing Specifications (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com