AS7341L datasheet(32/65 Pages) OSRAM

32 / 65 page

Document Feedback

AS7341L

Datasheet

• PUBLIC

DS000718

• v1-00 • 2020-May-25

│ 31

INTENAB Register (Address 0xF9)

Figure 37:

INTENAB Register

Addr: 0xF9

INTENAB

Bit

Bit Name

Default

Access

Bit Description

ASIEN

Spectral Detect Saturation Interrupt Enable.

When asserted permits saturation interrupts to be

generated.

6:4

reserved

SP_IEN

Spectral Interrupt Enable.

When asserted permits interrupts to be generated,

subject to the spectral thresholds and persistence

filter. Bit is mirrored in the ENABLE register.

F_IEN

FIFO Buffer Interrupt Enable.

When asserted permits interrupt to be generated

when FIFO_LVL exceeds the FIFO threshold

condition.

reserved

SIEN

System Interrupt Enable.

When asserted permits system interrupts to be

generated. Indicates that SMUX operation has

finished.

CONTROL Register (Address 0xFA)

Figure 38:

CONTROL Register

Addr: 0xFA

CONTROL

Bit

Bit Name

Default

Access

Bit Description

7:3

reserved

SP_MAN_AZ

Spectral Engine Manual Autozero.

Starts a manual autozero of the spectral engines.

Set SP_EN = 0 before starting a manual autozero for

it to work.

FIFO_CLR

FIFO Buffer Clear.

Clears all FIFO data, FINT, FIFO_OV, and

FIFO_LVL.

CLEAR_SAI_ACT

Clear Sleep-After-Interrupt Active.

Clears SAI_ACTIVE, ends sleep, and restarts device

operation.

AS7341L bảng dữ liệu(PDF) 32 Page - OSRAM GmbH

AS7341L bảng dữ liệu(HTML) 32 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL