C8051F340 datasheet(45/288 Pages) SILABS

45 / 288 page

Rev. 1.0

C8051F340/1/2/3/4/5/6/7

5. 10-Bit ADC (ADC0)

The ADC0 subsystem for the C8051F340/1/2/3/4/5/6/7 consists of two analog multiplexers (referred to col-

lectively as AMUX0), and a 200 ksps, 10-bit successive-approximation-register ADC with integrated

track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window

detector are all configured under software control via the Special Function Registers shown in Figure 5.1.

ADC0 operates in both Single-ended and Differential modes, and may be configured to measure voltages

at port pins, the Temperature Sensor output, or VDD with respect to a port pin, VREF, or GND. The connec-

tion options for AMUX0 are detailed in SFR Definition 5.1 and SFR Definition 5.2. The ADC0 subsystem is

enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 sub-

system is in low power shutdown when this bit is logic 0.

ADC0CF

10-Bit

SAR

ADC

ADC0CN

Timer 0 Overflow

Timer 2 Overflow

Timer 1 Overflow

Start

Conversion

000

AD0BUSY (W)

VDD

ADC0LTH

AD0WINT

001

010

011

100

CNVSTR Input

Window

Compare

Logic

GND

101

Timer 3 Overflow

ADC0LTL

ADC0GTH ADC0GTL

AMX0P

AMX0N

AIN+

AIN-

VREF

Positive

Input

(AIN+)

AMUX

VDD

Negative

Input

(AIN-)

AMUX

Temp

Sensor

Port I/O

Pins*

Port I/O

Pins*

* 21 Selections on 32-pin package

20 Selections on 48-pin package

Figure 5.1. ADC0 Functional Block Diagram

C8051F340 bảng dữ liệu(PDF) 45 Page - Silicon Laboratories

C8051F340 bảng dữ liệu(HTML) 45 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL