PCD6001 datasheet(73/96 Pages) PHILIPS

73 / 96 page

2001 Apr 17

Philips Semiconductors

Product speciﬁcation

Digital telephone answering machine chip

PCD6001

16.2

External digital Interfaces

For control of peripherals like a display, ringer, key pad

and line interface a large number of general purpose

digital I/O pins are available in addition to the flash

memory, LCD control pins and MSK or IOM modem pins.

The exact number of free I/O pins depends on the choice

of peripherals that make up the system configuration. In

case all alternative port functions of P1 and P3 are used,

10 input lines remain available on P1 and P3 of which 7

are programmable for interrupts.

I/O ports P1 and P3 are ‘weak pull-up’ types which can

therefore be used either as inputs or outputs. The reset

value of P1 and P3 is FFH (input mode). In output mode

for driving with a logic 1 (weak pull-up) the external load of

P1 and P3 should be equivalent to >100 k

Ω, for ‘driving’

with a logic 0 the sink current should not exceed 4 mA.

In addition to P1 and P3 there are 16 output ports

available at P2 and MA. Output Ports P2 and MA are

push-pull ports and their reset value is 00H (output 00H).

The driving level of P2 and MA is 4 mA for either logic 0 or

logic 1. Port P4 provides the flash memory and display

control signals. The P1, P3 and P4 I/O lines are available

as SFR bit-addressable I/O registers in the configuration

shown in Fig.35, while P2 and MA are available as (not bit

addressable) XDATA mapped ports (for exact

configuration and detailed description see Chapter 12).

The MA and P2 ports are described in Chapter 12. The

configuration of Ports P1 and P3 are described in the

Tables 68 to 76.

MGM798

MA0

MA1

MA2

MA3

MA4

MA5

MA6

MA7

P00

P01

P02

P03

P04

P05

P06

P07

P1.0/EX2

P1.1/EX3

P1.2/EX4

P1.3/EX5

P1.4/EX6

P1.5

P1.6/SCL

P1.7/SDA

P2.0

P2.1

P2.2

P2.3

P2.4

P2.5

P2.6

P2.7

P3.0/MOUT0/DO

P3.1/MOUT1/DCK

P3.2/EX0N

P3.3/EX1N

P3.4/T0

P3.5/T1

P3.6/MOUT2/FSC

P3.7/MIN/DI

P4.0/LE

P4.1/FSK

P4.2/FSO

P4.3

P4.4/FSI

P4.5/GPC

Fig.35 DTAM general purpose digital I/O

configuration.

PCD6001 bảng dữ liệu(PDF) 73 Page - NXP Semiconductors

PCD6001 bảng dữ liệu(HTML) 73 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL