TMS320DM647 datasheet(41/166 Pages) TI

41 / 166 page

www.ti.com

3.2.5

KEY_REG

TMS320DM647/TMS320DM648

Digital Media Processor

SPRS372 – MAY 2007

Note that the configuration SCR port on the data SCR is considered a single endpoint meaning priority will

be enforced when multiple masters try to access the configuration SCR. Priority is also enforced on the

configuration SCR side when a master (through the data SCR) tries to access the same endpoint as the

C64x+ Megamodule.

The Ethernet Subsystem and VLYNQ fields specify the priority of the EMAC and VLYNQ peripherals,

respectively. Similarly, the HOST field applies to the priority of the HPI and PCI peripherals. Other master

peripherals are not present in the PRI_ALLOC register as they have their own registers to program their

priorities. For more information on the default priority values in these peripheral registers, see the

device-compatible peripheral reference guides.

TI recommends that these priority registers be reprogrammed upon initial use.

Table 3-5. Default Master Priorities

Master

Default Priority

EDMA3TC0

0 (EDMA CC QUEPRI Register)

EDMA3TC1

0 (EDMA CC QUEPRI Register)

EDMA3TC2

0 (EDMA CC QUEPRI Register)

EDMA3TC3

0 (EDMA CC QUEPRI Register)

64x+_DMAP

7 (C64x+ MDMAARBE.PRI Register bit field)

64x+_CFGP

1 (C64x+ MDMAARBE.PRI Register bit field)

Ethernet Subsystem

3 (PRI_ALLOC register)

VLYNQ

4 (PRI_ALLOC register)

UHPI

4 (PRI_ALLOC register)

PCI

4 (PRI_ALLOC register)

VICP

5 (PRI_ALLOC register)

Figure 3-4. Priority Allocation Register (PRI_ALLOC)

Reserved

R-0000000111001111

Reserved

VICP

VLYNQ

HOST

Ethernet Subsystem

R-0111

R/W-101

R/W-100

R/W-011

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

KEY_REG protects against accidental writes to certain system configuration registers. The complete set of

registers protected by the KEY_REG is:

• PINMUX

• BOOTCFG

• PRI_ALLOC

• CFGPLL

• CFGRX0

• CFGTX0

• CFGRX1

• CFGTX1

• MAC_ADDR_RW0

• MAC_ADDR_RW1

Submit Documentation Feedback

Device Configuration

TMS320DM647 bảng dữ liệu(PDF) 41 Page - Texas Instruments

TMS320DM647 bảng dữ liệu(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL