công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CDCL6010RGZRG4 bảng dữ liệu(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện CDCL6010RGZRG4
Giải thích chi tiết về linh kiện  1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

CDCL6010RGZRG4 bảng dữ liệu(HTML) 4 Page - Texas Instruments

  CDCL6010RGZRG4 Datasheet HTML 1Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 2Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 3Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 4Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 5Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 6Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 7Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 8Page - Texas Instruments CDCL6010RGZRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 27 page
background image
www.ti.com
DC ELECTRICAL CHARACTERISTICS
AC ELECTRICAL CHARACTERISTICS
CDCL6010
SLLS780 – FEBRUARY 2007
Over recommended operating conditions (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
IVDD
Total current from digital 1.8V supply
All outputs enabled; VDD = VDD,typ
270
mA
30.72MHz input; 61.44MHz output
IAVDD
Total current from analog 1.8V supply
All outputs enabled; AVDD = VDD,typ
85
mA
30.72MHz input; 61.44MHz output
VIL,CMOS
Low level CMOS input voltage
VDD = 1.8V
–0.2
0.6
V
VIH,CMOS
High level CMOS input voltage
VDD = 1.8V
VDD– 0.6
VDD
V
IIL,CMOS
Low level CMOS input current
VDD = VDD,max, VIL = 0.0V
–120
µA
IIH,CMOS
High level CMOS input current
VDD = VDD,max, VIH = 1.9V
65
µA
VOL,SDA
Low level CMOS output voltage for the
Sink current = 3mA
0
0.2VDD
V
SDA pin
IOL,CMOS
Low level CMOS output current
8
mA
Over recommended operating conditions (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Differential input impedance for the LVDS input
ZD,IN
90
132
Ω
terminals
VCM,IN
Common-mode voltage, LVDS input
1125
1200
1375
mV
VS,IN
Single-ended LVDS input voltage swing
100
600
mVPP
VD,IN
Differential LVDS input voltage swing
200
1200
mVPP
tR,OUT,
Output signal rise/fall time
20%–80%
100
ps
tF,OUT
VCM,OUT
Common-mode voltage, CML outputs
VDD –0.31
VDD –0.23
VDD –0.19
V
VS,OUT
Single-ended CML output voltage swing
ac-coupled
180
230
280
mVPP
VD,OUT
Differential CML output voltage swing
ac-coupled
360
460
560
mVPP
FIN
Clock input frequency
30
319
MHz
FOUT
Clock output frequency
15
1250
MHz
LOUT
Residual clock output phase noise
FIN = 30.72MHz , FOUT = 61.44MHz
400kHz PLL bandwidth
at 10Hz offset
–103
dBc/Hz
at 100Hz offset
–114
dBc/Hz
at 1kHz offset
–123
dBc/Hz
at 10kHz offset
–121
dBc/Hz
at 100kHz offset
–119
dBc/Hz
at 1MHz offset
–138
dBc/Hz
at 10MHz offset
–152
dBc/Hz
at 20MHz offset
–152
dBc/Hz
4
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com